Home
last modified time | relevance | path

Searched hist:"87 b5c17f915e3eccb4711e2adcf4e22cbb8af101" (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/pmu/
H A Dm0_ctl.c87b5c17f915e3eccb4711e2adcf4e22cbb8af101 Fri Dec 30 05:53:25 UTC 2016 Lin Huang <hl@rock-chips.com> rockchip: rk3399: fix PMU_CRU_GATEDIS_CON0 setting error

As rk3399 TRM1.1 document show, when set PMU_CRU_GATEDIS_CON0/1
register, it need set the write_mask bit (bit16 ~ bit31), but as
we test, it not need it. So need to correct the setting way, otherwise
it will set wrong value to this register.

Signed-off-by: Lin Huang <hl@rock-chips.com>