Searched hist:"78 cdd7d0c8d890f35786adf568df073c62df9ace" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/drivers/ddr/altera/ |
| H A D | sequencer.c | 78cdd7d0c8d890f35786adf568df073c62df9ace Sat Jul 18 03:58:44 UTC 2015 Marek Vasut <marex@denx.de> ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_end()
This function is implementing the DDR calibration Stage 3 as
described in Altera EMI_RM 2015.05.04 . The main body of this
function is almost identical to Stage 1.3 (DQ/DQS centering)
for all but two flags -- use_read_test and update_fom. Convert
this function to call rw_mgr_mem_calibrate_dq_dqs_centering()
with the correct flags set to trim down the code duplication.
Moreover, reorder the remnants in the function a little and
convert the function to return either 0 or -EIO in case of
success and failure respectively, to match the common return
value convention.
Signed-off-by: Marek Vasut <marex@denx.de>
|