Searched hist:"52091 ad146d766cdc5ccd65430b2a4e5cb7aec32" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/drivers/spi/ |
| H A D | designware_spi.c | 52091ad146d766cdc5ccd65430b2a4e5cb7aec32 Thu Feb 26 02:45:22 UTC 2015 Axel Lin <axel.lin@ingics.com> spi: designware_spi: revisit FIFO size detection again
By specification the FIFO size would be in a range 2-256 bytes. From TX Level
prospective it means we can set threshold in the range 0-(FIFO size - 1) bytes.
Hence there are currently two issues:
a) FIFO size 2 bytes is actually skipped since TX Level is 1 bit and could be
either 0 or 1 byte;
b) FIFO size is incorrectly decreased by 1 which already done by meaning of
TX Level register.
Fixes: 501943696ea4 (spi: designware_spi: Fix detecting FIFO depth)
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Axel Lin <axel.lin@ingics.com>
Acked-by: Pavel Machek <pavel@denx.de>
Reviewed-by: Jagannadha Sutradharudu Teki <jagannadh.teki@gmail.com>
|