Searched hist:"506 b2ea9fbbe2eb3463971ce1f104eae586781b3" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | rk3288.dtsi | 506b2ea9fbbe2eb3463971ce1f104eae586781b3 Sat Jan 13 06:06:16 UTC 2018 David Wu <david.wu@rock-chips.com> ARM: dts: rk3288: Remove unused LCDC clock assigned
The LCDC assigned rate is 0, it will make boot error,
error log:"pll_para_config: the frequency can not be
0 Hz". Remove them, and the lcdc driver will do the
correct clock rate setting.
Change-Id: Ic189f6747e36a2f4083f81d9db899a9f44fe0936
Signed-off-by: David Wu <david.wu@rock-chips.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
|