"49e946cb6ae0448492147ffcb9dcd7d0af1eab4d" (history) in projects: rk3399_rockchip-uboot

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched hist:"49 e946cb6ae0448492147ffcb9dcd7d0af1eab4d" (Results 1 – 5 of 5) sorted by relevance

/rk3399_rockchip-uboot/board/freescale/t4qds/
H A D	law.c	`49e946cb6ae0448492147ffcb9dcd7d0af1eab4d Mon Mar 25 07:40:12 UTC 2013 Stephen George <stephen.george@freescale.com> board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by: Stephen George <stephen.george@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>`
H A D	tlb.c	`49e946cb6ae0448492147ffcb9dcd7d0af1eab4d Mon Mar 25 07:40:12 UTC 2013 Stephen George <stephen.george@freescale.com> board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by: Stephen George <stephen.george@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>`
/rk3399_rockchip-uboot/board/freescale/b4860qds/
H A D	law.c	`49e946cb6ae0448492147ffcb9dcd7d0af1eab4d Mon Mar 25 07:40:12 UTC 2013 Stephen George <stephen.george@freescale.com> board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by: Stephen George <stephen.george@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>`
H A D	tlb.c	`49e946cb6ae0448492147ffcb9dcd7d0af1eab4d Mon Mar 25 07:40:12 UTC 2013 Stephen George <stephen.george@freescale.com> board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by: Stephen George <stephen.george@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>`
/rk3399_rockchip-uboot/doc/
H A D	README.b4860qds	`49e946cb6ae0448492147ffcb9dcd7d0af1eab4d Mon Mar 25 07:40:12 UTC 2013 Stephen George <stephen.george@freescale.com> board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M Debug trace buffers are memory mapped in DCSR space beyond 4M. Signed-off-by: Stephen George <stephen.george@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>`