Searched hist:"2 cbb17c0e941db629ff2d363c7fef69e47fb7d92" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/drivers/serial/ |
| H A D | serial_sh.h | 2cbb17c0e941db629ff2d363c7fef69e47fb7d92 Fri Feb 13 22:05:18 UTC 2015 Vladimir Barinov <vladimir.barinov@cogentembedded.com> serial: sh: fix internal clock source on SCIF
The formula to calculate SCIF BRR for R-Car H2/M2/E2 SoCs is as follows:
BRR = pclk / (64 * 2^(2n-1) * baudrate) - 1,
the prescaler is 0 due to SCSMR settings, hence n=0
Also SCSCR must be set to use internal or external clock source.
Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|