Home
last modified time | relevance | path

Searched hist:"1 f1a02123cc1643517498e93497a67dfe8824bd7" (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/doc/device-tree-bindings/clock/
H A Dnvidia,tegra20-car.txt1f1a02123cc1643517498e93497a67dfe8824bd7 Mon Feb 27 10:52:43 UTC 2012 Simon Glass <sjg@chromium.org> tegra: fdt: Add clock bindings

This adds a basic binding for the oscillator and peripheral clocks. The
second cell is the clock number, defined as the bit number within the clock
enable register if the peripheral clock.

This uses the RFC clock bindings from Grant Likely so may change later:

https://lkml.org/lkml/2011/12/12/498

It is taken from Stephen Warren's patch here:

http://patchwork.ozlabs.org/patch/141359/

Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dtegra20.dtsi1f1a02123cc1643517498e93497a67dfe8824bd7 Mon Feb 27 10:52:43 UTC 2012 Simon Glass <sjg@chromium.org> tegra: fdt: Add clock bindings

This adds a basic binding for the oscillator and peripheral clocks. The
second cell is the clock number, defined as the bit number within the clock
enable register if the peripheral clock.

This uses the RFC clock bindings from Grant Likely so may change later:

https://lkml.org/lkml/2011/12/12/498

It is taken from Stephen Warren's patch here:

http://patchwork.ozlabs.org/patch/141359/

Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>