Home
last modified time | relevance | path

Searched hist:"13 fed5a7b4eff961a61259a0978d567d062b14fb" (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t210/
H A Dplat_setup.c13fed5a7b4eff961a61259a0978d567d062b14fb Thu Aug 22 18:52:36 UTC 2019 Varun Wadekar <vwadekar@nvidia.com> Tegra: TZDRAM setup from soc specific early_boot handlers

TZDRAM setup is not required for all Tegra SoCs. The previous bootloader
can enable the TZDRAM fence due to architectural improvements in the
newer chips.

This patch moves the TZDRAM setup to early_boot handlers for SoCs to
handle this scenario.

Change-Id: I6481b4f848a4dadc20cb83852cd8e19a242b3a34
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_setup.c13fed5a7b4eff961a61259a0978d567d062b14fb Thu Aug 22 18:52:36 UTC 2019 Varun Wadekar <vwadekar@nvidia.com> Tegra: TZDRAM setup from soc specific early_boot handlers

TZDRAM setup is not required for all Tegra SoCs. The previous bootloader
can enable the TZDRAM fence due to architectural improvements in the
newer chips.

This patch moves the TZDRAM setup to early_boot handlers for SoCs to
handle this scenario.

Change-Id: I6481b4f848a4dadc20cb83852cd8e19a242b3a34
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_bl31_setup.c13fed5a7b4eff961a61259a0978d567d062b14fb Thu Aug 22 18:52:36 UTC 2019 Varun Wadekar <vwadekar@nvidia.com> Tegra: TZDRAM setup from soc specific early_boot handlers

TZDRAM setup is not required for all Tegra SoCs. The previous bootloader
can enable the TZDRAM fence due to architectural improvements in the
newer chips.

This patch moves the TZDRAM setup to early_boot handlers for SoCs to
handle this scenario.

Change-Id: I6481b4f848a4dadc20cb83852cd8e19a242b3a34
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>