Home
last modified time | relevance | path

Searched +full:rx +full:- +full:tx +full:- +full:swap (Results 1 – 25 of 350) sorted by relevance

12345678910>>...14

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/
H A Dethernet-phy.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
14 # The dt-schema tools will generate a select statement first by using
21 pattern: "^ethernet-phy(@[a-f0-9]+)?$"
24 - $nodename
[all …]
H A Dkeystone-netcp.txt6 switch sub-module to send and receive packets. NetCP also includes a packet
13 includes a 3-port Ethernet switch sub-module capable of 10Gb/s and 1Gb/s rates
16 Keystone NetCP driver has a plug-in module architecture where each of the NetCP
17 sub-modules exist as a loadable kernel module which plug in to the netcp core.
18 These sub-modules are represented as "netcp-devices" in the dts bindings. It is
19 mandatory to have the ethernet switch sub-module for the ethernet interface to
20 be operational. Any other sub-module like the PA is optional.
24 -----------------------------
26 -----------------------------
28 |-> NetCP Devices -> |
[all …]
/OK3568_Linux_fs/u-boot/include/linux/
H A Dmdio.h3 * Copyright 2006-2009 Solarflare Communications Inc.
23 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
47 /* Media-dependent registers. */
48 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
49 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
50 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
51 * Lanes B-D are numbered 134-136. */
52 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
53 #define MDIO_PCS_10GBX_STAT1 24 /* 10GBASE-X PCS status 1 */
54 #define MDIO_PCS_10GBRT_STAT1 32 /* 10GBASE-R/-T PCS status 1 */
[all …]
H A Dserial_reg.h6 * SPDX-License-Identifier: GPL-2.0+
42 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
53 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
117 #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
127 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
184 #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx
206 #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */
207 #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */
208 #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */
209 #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/include/linux/
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
53 /* Media-dependent registers. */
54 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
55 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
56 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
57 * Lanes B-D are numbered 134-136. */
58 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
59 #define MDIO_PCS_10GBX_STAT1 24 /* 10GBASE-X PCS status 1 */
[all …]
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
44 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
55 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
125 #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
135 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
193 #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx
215 #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */
216 #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */
217 #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */
218 #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/aarch64-none-linux-gnu/libc/usr/include/linux/
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
53 /* Media-dependent registers. */
54 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
55 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
56 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
57 * Lanes B-D are numbered 134-136. */
58 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
59 #define MDIO_PCS_10GBX_STAT1 24 /* 10GBASE-X PCS status 1 */
[all …]
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
44 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
55 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
125 #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
135 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
193 #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx
215 #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */
216 #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */
217 #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */
218 #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */
[all …]
/OK3568_Linux_fs/kernel/drivers/video/fbdev/
H A Dpxa168fb.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 /* ------------< LCD register >------------ */
177 #define CFG_RXBITS(rx) ((rx) << 16) /* 0x1F~0x1 */ argument
179 #define CFG_TXBITS(tx) ((tx) << 8) /* 0x1F~0x1 */ argument
185 #define CFG_RXBITSTO0(rx) ((rx) << 5) argument
187 #define CFG_TXBITSTO0(tx) ((tx) << 4) argument
198 /* SPI Tx Data Register */
202 1. Smart Pannel 8-bit Bus Control Register.
236 #define CFG_GRA_SWAPRB(swap) ((swap) << 12) argument
238 #define CFG_GRA_SWAPUV(swap) ((swap) << 11) argument
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mtd/
H A Dgpmi-nand.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mtd/gpmi-nand.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale General-Purpose Media Interface (GPMI) binding
10 - Han Xu <han.xu@nxp.com>
13 - $ref: "nand-controller.yaml"
17 flash chips. The device tree may optionally contain sub-nodes
24 - enum:
25 - fsl,imx23-gpmi-nand
[all …]
/OK3568_Linux_fs/kernel/include/uapi/linux/
H A Dserial_reg.h1 /* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
45 #define UART_IIR_RX_TIMEOUT 0x0c /* OMAP RX Timeout interrupt */
56 * RX:76 = 00 01 10 11 TX:54 = 00 01 10 11
127 #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
137 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */
195 #define UART_TRG 0 /* FCTR bit 7 selects Rx or Tx
217 #define UART_FCTR_TX_INT 0x08 /* Tx interrupt type select */
218 #define UART_FCTR_TRGA 0x00 /* Tx/Rx 550 trigger table select */
219 #define UART_FCTR_TRGB 0x10 /* Tx/Rx 650 trigger table select */
220 #define UART_FCTR_TRGC 0x20 /* Tx/Rx 654 trigger table select */
[all …]
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
57 /* Media-dependent registers. */
58 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
59 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
60 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
61 * Lanes B-D are numbered 134-136. */
62 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
63 #define MDIO_PCS_10GBX_STAT1 24 /* 10GBASE-X PCS status 1 */
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/serial/
H A Dserial.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
10 - Rob Herring <robh@kernel.org>
11 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
19 where N is the port number (non-negative decimal integer) as printed on the
26 cts-gpios:
32 dcd-gpios:
38 dsr-gpios:
44 dtr-gpios:
[all …]
/OK3568_Linux_fs/kernel/drivers/staging/vt6655/
H A Dcard.c1 // SPDX-License-Identifier: GPL-2.0+
9 * s_vSafeResetTx - Rest Tx
10 * CARDvSetRSPINF - Set RSPINF
11 * CARDvUpdateBasicTopRate - Update BasicTopRate
12 * CARDbAddBasicRate - Add to BasicRateSet
13 * CARDbIsOFDMinBasicRate - Check if any OFDM rate is in BasicRateSet
14 * CARDqGetTSFOffset - Calculate TSFOffset
15 * CARDbGetCurrentTSF - Read Current NIC TSF counter
16 * CARDqGetNextTBTT - Calculate Next Beacon TSF counter
17 * CARDvSetFirstNextTBTT - Set NIC Beacon time
[all …]
/OK3568_Linux_fs/kernel/net/ethtool/
H A Dcommon.c1 // SPDX-License-Identifier: GPL-2.0-only
11 [NETIF_F_SG_BIT] = "tx-scatter-gather",
12 [NETIF_F_IP_CSUM_BIT] = "tx-checksum-ipv4",
13 [NETIF_F_HW_CSUM_BIT] = "tx-checksum-ip-generic",
14 [NETIF_F_IPV6_CSUM_BIT] = "tx-checksum-ipv6",
16 [NETIF_F_FRAGLIST_BIT] = "tx-scatter-gather-fraglist",
17 [NETIF_F_HW_VLAN_CTAG_TX_BIT] = "tx-vlan-hw-insert",
19 [NETIF_F_HW_VLAN_CTAG_RX_BIT] = "rx-vlan-hw-parse",
20 [NETIF_F_HW_VLAN_CTAG_FILTER_BIT] = "rx-vlan-filter",
21 [NETIF_F_HW_VLAN_STAG_TX_BIT] = "tx-vlan-stag-hw-insert",
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/sun/
H A Dsunqe.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define GLOB_MSIZE 0x0cUL /* Local-memory Size */
45 /* The following registers are for per-qe channel information/status. */
48 #define CREG_RXDS 0x08UL /* RX descriptor ring ptr */
49 #define CREG_TXDS 0x0cUL /* TX descriptor ring ptr */
50 #define CREG_RIMASK 0x10UL /* RX Interrupt Mask */
51 #define CREG_TIMASK 0x14UL /* TX Interrupt Mask */
54 #define CREG_RXWBUFPTR 0x20UL /* Local memory rx write ptr */
55 #define CREG_RXRBUFPTR 0x24UL /* Local memory rx read ptr */
56 #define CREG_TXWBUFPTR 0x28UL /* Local memory tx write ptr */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/broadcom/b43/
H A Dphy_n.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 /* N-PHY registers. */
13 #define B43_NPHY_BBCFG_RSTRX 0x8000 /* Reset RX */
15 #define B43_NPHY_TXERR B43_PHY_N(0x007) /* TX error */
18 #define B43_NPHY_4WI_ADDR B43_PHY_N(0x00B) /* Four-wire bus address */
19 #define B43_NPHY_4WI_DATAHI B43_PHY_N(0x00C) /* Four-wire bus data high */
20 #define B43_NPHY_4WI_DATALO B43_PHY_N(0x00D) /* Four-wire bus data low */
21 #define B43_NPHY_BIST_STAT0 B43_PHY_N(0x00E) /* Built-in self test status 0 */
22 #define B43_NPHY_BIST_STAT1 B43_PHY_N(0x00F) /* Built-in self test status 1 */
57 #define B43_NPHY_C1_INITGAIN_TRRX 0x1000 /* TR RX index */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/sfc/
H A Defx_channels.c1 // SPDX-License-Identifier: GPL-2.0-only
22 * 0 => MSI-X
28 /* This is the requested number of CPUs to use for Receive-Side Scaling (RSS),
32 * Cards without MSI-X will only target one CPU via legacy or MSI interrupt.
47 /* This is the weight assigned to each of the (per-channel) virtual
89 netif_warn(efx, probe, efx->net_dev, in efx_wanted_parallelism()
107 netif_cond_dbg(efx, probe, efx->net_dev, !rss_cpus, warn, in efx_wanted_parallelism()
108 "Reducing number of rx queues from %u to %u.\n", in efx_wanted_parallelism()
117 if (efx->type->sriov_wanted) { in efx_wanted_parallelism()
118 if (efx->type->sriov_wanted(efx) && efx_vf_size(efx) > 1 && in efx_wanted_parallelism()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/mvl88w8977/mlan/
H A Dmlan_main.h7 * Copyright (C) 2008-2017, Marvell International Ltd.
14 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
15 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
17 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
63 /** Hexdump for level-2 debugging */
145 && pmpriv->adapter->callbacks.moal_print_netintf) \
146 pmpriv->adapter->callbacks.moal_print_netintf( \
147 pmpriv->adapter->pmoal_handle, \
148 pmpriv->bss_index, level); \
155 /** Debug hexdump for level-1 debugging */
[all …]
/OK3568_Linux_fs/kernel/arch/mips/include/asm/sgi/
H A Dhpc3.h22 #define HPCDMA_EOX 0x80000000 /* last desc in chain for tx */
23 #define HPCDMA_EOR 0x80000000 /* last desc in chain for rx */
24 #define HPCDMA_EOXP 0x40000000 /* end of packet for tx */
25 #define HPCDMA_EORP 0x40000000 /* end of packet for rx */
27 #define HPCDMA_XIU 0x01000000 /* Tx buffer in use by CPU. */
29 #define HPCDMA_ETXD 0x00008000 /* set to one by HPC when packet tx'd */
30 #define HPCDMA_OWN 0x00004000 /* Denotes ring buffer ownership on rx */
40 u32 _unused0[0x1000/4 - 2]; /* padding */
54 #define HPC3_PDMACTRL_HW 0x0000ff00 /* DMA High-water mark */
58 u32 _unused1[0x1000/4 - 1]; /* padding */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/nxp/mlan/
H A Dmlan_main.h8 * Copyright 2008-2022 NXP
15 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
16 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
18 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
64 /** Hexdump for level-2 debugging */
166 pmpriv->adapter->callbacks.moal_print_netintf) \
167 pmpriv->adapter->callbacks.moal_print_netintf( \
168 pmpriv->adapter->pmoal_handle, \
169 pmpriv->bss_index, level); \
176 /** Debug hexdump for level-1 debugging */
[all …]
/OK3568_Linux_fs/kernel/net/can/j1939/
H A Dtransport.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (c) 2010-2011 EIA Electronics,
6 // Copyright (c) 2017-2019 Pengutronix,
7 // Marc Kleine-Budde <kernel@pengutronix.de>
8 // Copyright (c) 2017-2019 Pengutronix,
13 #include "j1939-priv.h"
229 netdev_warn(priv->ndev, "Unknown abort code %i", abort); in j1939_xtp_abort_to_errno()
238 spin_lock_bh(&priv->active_session_list_lock); in j1939_session_list_lock()
243 spin_unlock_bh(&priv->active_session_list_lock); in j1939_session_list_unlock()
248 kref_get(&session->kref); in j1939_session_get()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/broadcom/northstar2/
H A Dns2-svk.dts33 /dts-v1/;
39 compatible = "brcm,ns2-svk", "brcm,ns2";
49 stdout-path = "serial0:115200n8";
113 spi-max-frequency = <5000000>;
114 spi-cpha;
115 spi-cpol;
118 pl022,slave-tx-disable = <0>;
119 pl022,com-mode = <0>;
120 pl022,rx-level-trig = <1>;
121 pl022,tx-level-trig = <1>;
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/amazon/ena/
H A Dena_admin_defs.h1 /* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
3 * Copyright 2015-2020 Amazon.com, Inc. or its affiliates. All rights reserved.
114 * 1 : ctrl_data - control buffer address valid
115 * 2 : ctrl_data_indirect - control buffer address
137 * 7:5 : sq_direction - 0x1 - Tx; 0x2 - Rx
188 * 7:5 : sq_direction - 0x1 - Tx, 0x2 - Rx
194 /* 3:0 : placement_policy - Describing where the SQ
196 * 0x1 - descriptors and headers are in OS memory,
197 * 0x3 - descriptors and headers in device memory
199 * 6:4 : completion_policy - Describing what policy
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/mvl88w8977/mlan/esa/
H A Dhostsa_ext_def.h5 * Copyright (C) 2014-2017, Marvell International Ltd.
12 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
13 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
15 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
34 /** Re-define generic data types for MLAN/MOAL */
35 /** Signed char (1-byte) */
37 /** Unsigned char (1-byte) */
39 /** Signed short (2-bytes) */
41 /** Unsigned short (2-bytes) */
43 /** Signed long (4-bytes) */
[all …]

12345678910>>...14