Home
last modified time | relevance | path

Searched +full:max +full:- +full:bit +full:- +full:rate (Results 1 – 25 of 1069) sorted by relevance

12345678910>>...43

/OK3568_Linux_fs/kernel/drivers/mmc/host/
H A Dsdhci-s3c.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* linux/drivers/mmc/host/sdhci-s3c.c
14 #include <linux/dma-mapping.h>
16 #include <linux/platform_data/mmc-sdhci-s3c.h>
37 #define S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR BIT(31)
38 #define S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK BIT(30)
39 #define S3C_SDHCI_CTRL2_CDINVRXD3 BIT(29)
40 #define S3C_SDHCI_CTRL2_SLCARDOUT BIT(28)
50 #define S3C_SDHCI_CTRL2_ENFBCLKTX BIT(15)
51 #define S3C_SDHCI_CTRL2_ENFBCLKRX BIT(14)
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/ti/
H A Ddivider.txt3 Binding status: Unstable - ABI compatibility may be broken in the future
6 register-mapped adjustable clock rate divider that does not gate and has
17 ti,index-starts-at-one - valid divisor values start at 1, not the default
24 ti,index-power-of-two - valid divisor values are powers of two. E.g:
41 Any zero value in this array means the corresponding bit-value is invalid
45 unless the divider array is provided, min and max dividers. Optionally
52 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
56 - compatible : shall be "ti,divider-clock" or "ti,composite-divider-clock".
57 - #clock-cells : from common clock binding; shall be set to 0.
58 - clocks : link to phandle of parent clock
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Drs.h8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
10 * Copyright(c) 2018 - 2020 Intel Corporation
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
32 * Copyright(c) 2018 - 2020 Intel Corporation
68 * enum iwl_tlc_mng_cfg_flags_enum - options for TLC config flags
82 IWL_TLC_MNG_CFG_FLAGS_STBC_MSK = BIT(0),
83 IWL_TLC_MNG_CFG_FLAGS_LDPC_MSK = BIT(1),
84 IWL_TLC_MNG_CFG_FLAGS_HE_STBC_160MHZ_MSK = BIT(2),
85 IWL_TLC_MNG_CFG_FLAGS_HE_DCM_NSS_1_MSK = BIT(3),
[all …]
H A Dlocation.h8 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
9 * Copyright (C) 2018 - 2020 Intel Corporation
25 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
29 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
30 * Copyright (C) 2018 - 2020 Intel Corporation
64 * enum iwl_location_subcmd_ids - location group command IDs
128 * struct iwl_tof_config_cmd - ToF configuration
130 * @one_sided_disabled: indicates if one-sided is disabled (or not)
142 * enum iwl_tof_bandwidth - values for iwl_tof_range_req_ap_entry.bandwidth
143 * @IWL_TOF_BW_20_LEGACY: 20 MHz non-HT
[all …]
/OK3568_Linux_fs/external/rknpu2/examples/3rdparty/mpp/include/rockchip/
H A Drk_venc_cmd.h8 * http://www.apache.org/licenses/LICENSE-2.0
27 * 1. Rate control parameter
54 * +----------+ | +---------+ | +-----------+
55 * | | | | +-----RcCfg-----> |
56 * | RcCfg +---------> | | | EncImpl |
57 * | | | | | +-Frame-----> |
58 * +----------+ | | | | | +--+-----^--+
61 * +----------+ | | | | | syntax |
63 * | MppFrame +---------> MppEnc +---+ | | result
65 * +----------+ | | | | | | |
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/modules/freesync/
H A Dfreesync.c36 /* Refresh rate ramp at a fixed rate of 65 Hz/second */
40 /* Threshold to exit/exit BTR (to avoid frequent enter-exits at the lower limit) */
44 /*Threshold to exit fixed refresh rate*/
69 core_freesync->dc = dc; in mod_freesync_create()
70 return &core_freesync->public; in mod_freesync_create()
115 * 10000) * stream->timing.h_total, in calc_duration_in_us_from_v_total()
116 stream->timing.pix_clk_100hz)); in calc_duration_in_us_from_v_total()
133 frame_duration_in_ns) * (stream->timing.pix_clk_100hz / 10)), in calc_v_total_from_refresh()
134 stream->timing.h_total), 1000000); in calc_v_total_from_refresh()
137 if (v_total < stream->timing.v_total) { in calc_v_total_from_refresh()
[all …]
/OK3568_Linux_fs/external/mpp/inc/
H A Drk_venc_cmd.h8 * http://www.apache.org/licenses/LICENSE-2.0
27 * 1. Rate control parameter
54 * +----------+ | +---------+ | +-----------+
55 * | | | | +-----RcCfg-----> |
56 * | RcCfg +---------> | | | EncImpl |
57 * | | | | | +-Frame-----> |
58 * +----------+ | | | | | +--+-----^--+
61 * +----------+ | | | | | syntax |
63 * | MppFrame +---------> MppEnc +---+ | | result
65 * +----------+ | | | | | | |
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/mvebu/
H A Ddove-divider.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
15 #include "dove-divider.h"
32 DIV_CTRL1_N_RESET_MASK = BIT(10),
56 val = readl_relaxed(dc->base + DIV_CTRL0); in dove_get_divider()
57 val >>= dc->div_bit_start; in dove_get_divider()
59 divider = val & ~(~0 << dc->div_bit_size); in dove_get_divider()
61 if (dc->divider_table) in dove_get_divider()
62 divider = dc->divider_table[divider]; in dove_get_divider()
67 static int dove_calc_divider(const struct dove_clk *dc, unsigned long rate, in dove_calc_divider() argument
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intel/iwlegacy/
H A Dcommands.h8 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
92 /* Multi-Station support */
138 /* RF-KILL commands and notifications */
184 * when sending the response to each driver-originated command, so
188 * There is one exception: uCode sets bit 15 when it originates
196 * 0:7 tfd idx - position within TX queue
199 * 14 huge - driver sets this to indicate command is in the
201 * 15 unsolicited RX or uCode-originated notification
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/imx/
H A Dclk-sscg-pll.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 * https://www.nxp.com/docs/en/reference-manual/IMX8MDQLQRM.pdf#page=834
11 #include <linux/clk-provider.h>
33 #define PLL_LOCK_MASK BIT(31)
34 #define PLL_PD_MASK BIT(7)
65 #define SSCG_PLL_BYPASS1_MASK BIT(5)
66 #define SSCG_PLL_BYPASS2_MASK BIT(4)
102 val = readl_relaxed(pll->base + PLL_CFG0); in clk_sscg_pll_wait_lock()
106 return readl_poll_timeout(pll->base, val, val & PLL_LOCK_MASK, in clk_sscg_pll_wait_lock()
115 int new_diff = temp_setup->fout - temp_setup->fout_request; in clk_sscg_pll2_check_match()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/sunxi-ng/
H A Dccu_mp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
7 #include <linux/clk-provider.h>
13 static void ccu_mp_find_best(unsigned long parent, unsigned long rate, in ccu_mp_find_best() argument
25 if (tmp_rate > rate) in ccu_mp_find_best()
28 if ((rate - tmp_rate) < (rate - best_rate)) { in ccu_mp_find_best()
42 unsigned long rate, in ccu_mp_find_best_with_parent_adj() argument
56 * unsigned long in rate * m * p below in ccu_mp_find_best_with_parent_adj()
59 maxdiv = min(ULONG_MAX / rate, maxdiv); in ccu_mp_find_best_with_parent_adj()
68 if (rate * div == parent_rate_saved) { in ccu_mp_find_best_with_parent_adj()
[all …]
/OK3568_Linux_fs/kernel/drivers/pwm/
H A Dpwm-tegra.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/pwm/pwm-tegra.c
5 * Tegra pulse-width-modulation controller driver
7 * Copyright (c) 2010-2020, NVIDIA Corporation.
8 * Based on arch/arm/plat-mxc/pwm.c by Sascha Hauer <s.hauer@pengutronix.de>
11 * 1. 13-bit: Frequency division (SCALE)
12 * 2. 8-bit : Pulse division (DUTY)
13 * 3. 1-bit : Enable bit
18 * achieved is (max rate of source clock) / 256.
19 * e.g. if source clock rate is 408 MHz, maximum output frequency can be:
[all …]
/OK3568_Linux_fs/kernel/drivers/memory/tegra/
H A Dtegra20-emc.c1 // SPDX-License-Identifier: GPL-2.0
76 #define EMC_CLKCHANGE_REQ_ENABLE BIT(0)
77 #define EMC_CLKCHANGE_PD_ENABLE BIT(1)
78 #define EMC_CLKCHANGE_SR_ENABLE BIT(2)
80 #define EMC_TIMING_UPDATE BIT(0)
82 #define EMC_REFRESH_OVERFLOW_INT BIT(3)
83 #define EMC_CLKCHANGE_COMPLETE_INT BIT(4)
85 #define EMC_DBG_READ_MUX_ASSEMBLY BIT(0)
86 #define EMC_DBG_WRITE_MUX_ACTIVE BIT(1)
87 #define EMC_DBG_FORCE_UPDATE BIT(2)
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intersil/hostap/
H A Dhostap_ap.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 #define WLAN_STA_AUTH BIT(0)
14 #define WLAN_STA_ASSOC BIT(1)
15 #define WLAN_STA_PS BIT(2)
16 #define WLAN_STA_TIM BIT(3) /* TIM bit is on for PS stations */
17 #define WLAN_STA_PERM BIT(4) /* permanent; do not remove entry on expiration */
18 #define WLAN_STA_AUTHORIZED BIT(5) /* If 802.1X is used, this flag is
20 * send and receive non-IEEE 802.1X frames
22 #define WLAN_STA_PENDING_POLL BIT(6) /* pending activity poll not ACKed */
24 #define WLAN_RATE_1M BIT(0)
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
H A Ddm.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2009-2014 Realtek Corporation.*/
19 struct false_alarm_statistics *falsealm_cnt = &rtlpriv->falsealm_cnt; in rtl92ee_dm_false_alarm_counter_statistics()
21 rtl_set_bbreg(hw, DM_REG_OFDM_FA_HOLDC_11N, BIT(31), 1); in rtl92ee_dm_false_alarm_counter_statistics()
22 rtl_set_bbreg(hw, DM_REG_OFDM_FA_RSTD_11N, BIT(31), 1); in rtl92ee_dm_false_alarm_counter_statistics()
25 falsealm_cnt->cnt_fast_fsync_fail = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
26 falsealm_cnt->cnt_sb_search_fail = ((ret_value & 0xffff0000) >> 16); in rtl92ee_dm_false_alarm_counter_statistics()
29 falsealm_cnt->cnt_ofdm_cca = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
30 falsealm_cnt->cnt_parity_fail = ((ret_value & 0xffff0000) >> 16); in rtl92ee_dm_false_alarm_counter_statistics()
33 falsealm_cnt->cnt_rate_illegal = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
[all …]
/OK3568_Linux_fs/kernel/drivers/i2c/busses/
H A Di2c-st.c1 // SPDX-License-Identifier: GPL-2.0-only
51 #define SSC_CTL_HB BIT(4)
52 #define SSC_CTL_PH BIT(5)
53 #define SSC_CTL_PO BIT(6)
54 #define SSC_CTL_SR BIT(7)
55 #define SSC_CTL_MS BIT(8)
56 #define SSC_CTL_EN BIT(9)
57 #define SSC_CTL_LPB BIT(10)
58 #define SSC_CTL_EN_TX_FIFO BIT(11)
59 #define SSC_CTL_EN_RX_FIFO BIT(12)
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/ti/
H A Ddivider.c6 * Tero Kristo <t-kristo@ti.com>
18 #include <linux/clk-provider.h>
34 for (clkt = table; clkt->div; clkt++) in _get_table_div()
35 if (clkt->val == val) in _get_table_div()
36 return clkt->div; in _get_table_div()
46 if (divider->table) { in _setup_mask()
49 for (clkt = divider->table; clkt->div; clkt++) in _setup_mask()
50 if (clkt->val > max_val) in _setup_mask()
51 max_val = clkt->val; in _setup_mask()
53 max_val = divider->max; in _setup_mask()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/
H A Ddhd_rtt.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 1999-2017, Broadcom Corporation
26 * <<Broadcom-WL-IPTag/Open:>>
45 #define TARGET_TYPE(target) (target->type)
47 #ifndef BIT
48 #define BIT(x) (1 << (x)) macro
65 #define GET_RTTSTATE(dhd) ((rtt_status_info_t *)dhd->rtt_state)
112 RTT_CAP_ONE_WAY = BIT(0),
114 RTT_CAP_FTM_WAY = BIT(1)
118 RTT_FEATURE_LCI = BIT(0),
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/mvl88w8977/mlan/
H A Dmlan_decl.h5 * Copyright (C) 2008-2017, Marvell International Ltd.
12 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
13 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
15 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
32 /** Re-define generic data types for MLAN/MOAL */
33 /** Signed char (1-byte) */
35 /** Unsigned char (1-byte) */
37 /** Signed short (2-bytes) */
39 /** Unsigned short (2-bytes) */
41 /** Signed long (4-bytes) */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/mvl88w8977/mlinux/
H A Dmlan_decl.h5 * Copyright (C) 2008-2017, Marvell International Ltd.
12 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
13 * worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
15 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
32 /** Re-define generic data types for MLAN/MOAL */
33 /** Signed char (1-byte) */
35 /** Unsigned char (1-byte) */
37 /** Signed short (2-bytes) */
39 /** Unsigned short (2-bytes) */
41 /** Signed long (4-bytes) */
[all …]
/OK3568_Linux_fs/kernel/drivers/watchdog/
H A Drza_wdt.c1 // SPDX-License-Identifier: GPL-2.0
23 #define WTSCR_WT BIT(6)
24 #define WTSCR_TME BIT(5)
32 #define WRCSR_RSTE BIT(6)
52 unsigned long rate = clk_get_rate(priv->clk); in rza_wdt_calc_timeout() local
55 if (priv->cks == CKS_4BIT) { in rza_wdt_calc_timeout()
56 ticks = DIV_ROUND_UP(timeout * rate, DIVIDER_4BIT); in rza_wdt_calc_timeout()
63 priv->count = 256 - ticks; in rza_wdt_calc_timeout()
67 priv->count = 0; in rza_wdt_calc_timeout()
71 timeout, priv->count); in rza_wdt_calc_timeout()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intersil/prism54/
H A Disl_oid.h1 /* SPDX-License-Identifier: GPL-2.0-only */
45 u32 addr; /* 32bit bus address */
153 DOT11_MAXFRAMEBURST_MAX = 5000, /* Use this as max,
155 * recommended max. I'll update this as I find
156 * out what the real MAX is. Also note that you don't necessarily
162 * Long preamble uses 128-bit sync field, 8-bit CRC
163 * Short preamble uses 56-bit sync field, 16-bit CRC
165 * 802.11a -- not sure, both optionally ?
190 /* All you need to know, ERP is "Extended Rate PHY".
191 * An Extended Rate PHY (ERP) STA or AP shall support three different
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/nxp/
H A DREADME_MLAN4 Copyright 2008-2022 NXP
19 The bit settings of drv_mode are,
20 Bit 0 : STA
21 Bit 1 : uAP
22 Bit 2 : WIFIDIRECT
24 max_sta_bss: Maximum number of STA BSS (default 1, max 1)
26 max_uap_bss: Maximum number of uAP BSS (default 1, max 2)
28 max_wfd_bss: Maximum number of WIFIDIRECT BSS (default 1, max 1)
31 uap_oper_ctrl: uAP operation control when in-STA disconnect with ext-AP
33 For example, to install multi-chip driver,
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/ath/ath10k/
H A Dwmi.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
5 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
28 * 1. Add new WMI commands ONLY within the specified range - 0x9000 - 0x9fff
34 * 3. DO NOT define bit fields within structures. Implement bit fields
35 * using masks if necessary. Do not use the programming language's bit
44 * variable is already 4-byte aligned by virtue of being a u32
523 BIT((svc_id) % (sizeof(u32))))
526 * for wmi_services is 64 as target is using only 4-bits of each 32-bit
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intel/iwlwifi/dvm/
H A Dcommands.h8 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
24 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
28 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
60 * Please use iwl-xxxx-hw.h for hardware-related definitions.
82 /* Multi-Station support */
146 /* RF-KILL commands and notifications */
191 * - 4 standard TX queues
192 * - the command queue
193 * - 4 PAN TX queues
194 * - the PAN multicast queue, and
[all …]

12345678910>>...43