| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/ |
| H A D | renesas,etheravb.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/renesas,etheravb.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sergei Shtylyov <sergei.shtylyov@gmail.com> 15 - items: 16 - enum: 17 - renesas,etheravb-r8a7742 # RZ/G1H 18 - renesas,etheravb-r8a7743 # RZ/G1M 19 - renesas,etheravb-r8a7744 # RZ/G1N [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | r8a7795.dtsi | 2 * Device Tree Source for the r8a7795 SoC 11 #include <dt-bindings/clock/r8a7795-cpg-mssr.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/power/r8a7795-sysc.h> 16 compatible = "renesas,r8a7795"; 17 #address-cells = <2>; 18 #size-cells = <2>; 32 compatible = "arm,psci-1.0", "arm,psci-0.2"; 37 #address-cells = <1>; 38 #size-cells = <0>; [all …]
|
| /OK3568_Linux_fs/u-boot/board/renesas/salvator-x/ |
| H A D | salvator-x.c | 2 * board/renesas/salvator-x/salvator-x.c 3 * This file is Salvator-X/Salvator-XS board support. 5 * Copyright (C) 2015-2017 Renesas Electronics Corporation 8 * SPDX-License-Identifier: GPL-2.0+ 17 #include <asm/mach-types.h> 24 #include <asm/arch/rcar-mstp.h> 41 writel(0xA5A5A500, &rwdt->rwtcsra); in s_init() 42 writel(0xA5A5A500, &swdt->swtcsra); in s_init() 50 #define TMU1_MSTP124 BIT(24) /* non-secure */ 90 /* R/- 32 Power status register 2(3DG) */ [all …]
|
| /OK3568_Linux_fs/u-boot/board/renesas/ulcb/ |
| H A D | ulcb.c | 7 * SPDX-License-Identifier: GPL-2.0+ 16 #include <asm/mach-types.h> 23 #include <asm/arch/rcar-mstp.h> 40 writel(0xA5A5A500, &rwdt->rwtcsra); in s_init() 41 writel(0xA5A5A500, &swdt->swtcsra); in s_init() 49 #define TMU1_MSTP124 BIT(24) /* non-secure */ 88 /* R/- 32 Power status register 2(3DG) */ 90 /* -/W 32 Power resume control register 2 (3DG) */ 96 gd->bd->bi_boot_params = CONFIG_SYS_TEXT_BASE + 0x50000; in board_init() 105 /* USB1 pull-up */ in board_init() [all …]
|
| /OK3568_Linux_fs/u-boot/drivers/net/ |
| H A D | ravb.c | 5 * Copyright (C) 2015-2017 Renesas Electronics Corporation 9 * SPDX-License-Identifier: GPL-2.0+ 134 u32 start = addr & ~((uintptr_t)ARCH_DMA_MINALIGN - 1); in ravb_invalidate_dcache() 142 struct ravb_desc *desc = ð->tx_desc[eth->tx_desc_idx]; in ravb_send() 148 desc->ctrl = RAVB_DESC_DT_FSINGLE | RAVB_DESC_DS(len); in ravb_send() 149 desc->dptr = (uintptr_t)packet; in ravb_send() 153 if (!(readl(eth->iobase + RAVB_REG_TCCR) & TCCR_TSRQ0)) in ravb_send() 154 setbits_le32(eth->iobase + RAVB_REG_TCCR, TCCR_TSRQ0); in ravb_send() 160 if ((desc->ctrl & RAVB_DESC_DT_MASK) != RAVB_DESC_DT_FSINGLE) in ravb_send() 166 return -ETIMEDOUT; in ravb_send() [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/renesas/ |
| H A D | r8a77951.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the R-Car H3 (R8A77951) SoC 8 #include <dt-bindings/clock/r8a7795-cpg-mssr.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/r8a7795-sysc.h> 15 compatible = "renesas,r8a7795"; 16 #address-cells = <2>; 17 #size-cells = <2>; 36 compatible = "fixed-clock"; 37 #clock-cells = <0>; [all …]
|
| /OK3568_Linux_fs/kernel/drivers/clk/renesas/ |
| H A D | r8a77995-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Based on r8a7795-cpg-mssr.c 16 #include <linux/soc/renesas/rcar-rst.h> 18 #include <dt-bindings/clock/r8a77995-cpg-mssr.h> 20 #include "renesas-cpg-mssr.h" 21 #include "rcar-gen3-cpg.h" 124 DEF_MOD("sys-dmac2", 217, R8A77995_CLK_S3D1), 125 DEF_MOD("sys-dmac1", 218, R8A77995_CLK_S3D1), 126 DEF_MOD("sys-dmac0", 219, R8A77995_CLK_S3D1), 127 DEF_MOD("sceg-pub", 229, R8A77995_CLK_CR), [all …]
|
| H A D | r8a77980-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 8 * Based on r8a7795-cpg-mssr.c 16 #include <linux/soc/renesas/rcar-rst.h> 19 #include <dt-bindings/clock/r8a77980-cpg-mssr.h> 21 #include "renesas-cpg-mssr.h" 22 #include "rcar-gen3-cpg.h" 127 DEF_MOD("sys-dmac2", 217, R8A77980_CLK_S0D3), 128 DEF_MOD("sys-dmac1", 218, R8A77980_CLK_S0D3), 137 DEF_MOD("intc-ex", 407, R8A77980_CLK_CP), 138 DEF_MOD("intc-ap", 408, R8A77980_CLK_S0D3), [all …]
|
| H A D | r8a77970-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2017-2018 Cogent Embedded Inc. 7 * Based on r8a7795-cpg-mssr.c 12 #include <linux/clk-provider.h> 16 #include <linux/soc/renesas/rcar-rst.h> 18 #include <dt-bindings/clock/r8a77970-cpg-mssr.h> 20 #include "renesas-cpg-mssr.h" 21 #include "rcar-gen3-cpg.h" 125 DEF_MOD("sys-dmac2", 217, R8A77970_CLK_S2D1), 126 DEF_MOD("sys-dmac1", 218, R8A77970_CLK_S2D1), [all …]
|
| H A D | r8a7795-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * r8a7795 Clock Pulse Generator / Module Standby and Software Reset 6 * Copyright (C) 2018-2019 Renesas Electronics Corp. 8 * Based on clk-rcar-gen3.c 16 #include <linux/soc/renesas/rcar-rst.h> 19 #include <dt-bindings/clock/r8a7795-cpg-mssr.h> 21 #include "renesas-cpg-mssr.h" 22 #include "rcar-gen3-cpg.h" 128 DEF_MOD("fdp1-2", 117, R8A7795_CLK_S2D1), /* ES1.x */ 129 DEF_MOD("fdp1-1", 118, R8A7795_CLK_S0D1), [all …]
|
| H A D | r8a77990-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2018-2019 Renesas Electronics Corp. 7 * Based on r8a7795-cpg-mssr.c 16 #include <linux/soc/renesas/rcar-rst.h> 18 #include <dt-bindings/clock/r8a77990-cpg-mssr.h> 20 #include "renesas-cpg-mssr.h" 21 #include "rcar-gen3-cpg.h" 136 DEF_MOD("sys-dmac2", 217, R8A77990_CLK_S3D1), 137 DEF_MOD("sys-dmac1", 218, R8A77990_CLK_S3D1), 138 DEF_MOD("sys-dmac0", 219, R8A77990_CLK_S3D1), [all …]
|
| H A D | r8a77965-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 8 * Based on r8a7795-cpg-mssr.c 17 #include <linux/soc/renesas/rcar-rst.h> 19 #include <dt-bindings/clock/r8a77965-cpg-mssr.h> 21 #include "renesas-cpg-mssr.h" 22 #include "rcar-gen3-cpg.h" 125 DEF_MOD("fdp1-0", 119, R8A77965_CLK_S0D1), 135 DEF_MOD("sys-dmac2", 217, R8A77965_CLK_S3D1), 136 DEF_MOD("sys-dmac1", 218, R8A77965_CLK_S3D1), 137 DEF_MOD("sys-dmac0", 219, R8A77965_CLK_S0D3), [all …]
|
| H A D | r8a7796-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * r8a7796 (R-Car M3-W/W+) Clock Pulse Generator / Module Standby and Software 6 * Copyright (C) 2016-2019 Glider bvba 7 * Copyright (C) 2018-2019 Renesas Electronics Corp. 9 * Based on r8a7795-cpg-mssr.c 19 #include <linux/soc/renesas/rcar-rst.h> 21 #include <dt-bindings/clock/r8a7796-cpg-mssr.h> 23 #include "renesas-cpg-mssr.h" 24 #include "rcar-gen3-cpg.h" 130 DEF_MOD("fdp1-0", 119, R8A7796_CLK_S0D1), [all …]
|
| H A D | r8a774e1-cpg-mssr.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Based on r8a7795-cpg-mssr.c 15 #include <linux/soc/renesas/rcar-rst.h> 17 #include <dt-bindings/clock/r8a774e1-cpg-mssr.h> 19 #include "renesas-cpg-mssr.h" 20 #include "rcar-gen3-cpg.h" 124 DEF_MOD("fdp1-1", 118, R8A774E1_CLK_S0D1), 125 DEF_MOD("fdp1-0", 119, R8A774E1_CLK_S0D1), 142 DEF_MOD("sys-dmac2", 217, R8A774E1_CLK_S3D1), 143 DEF_MOD("sys-dmac1", 218, R8A774E1_CLK_S3D1), [all …]
|
| /OK3568_Linux_fs/u-boot/drivers/clk/renesas/ |
| H A D | clk-rcar-gen3.c | 2 * Renesas RCar Gen3 R8A7795/R8A7796 CPG MSSR driver 11 * SPDX-License-Identifier: GPL-2.0+ 15 #include <clk-uclass.h> 21 #include <dt-bindings/clock/r8a7795-cpg-mssr.h> 22 #include <dt-bindings/clock/r8a7796-cpg-mssr.h> 33 * If the registers exist, these are valid for SH-Mobile, R-Mobile, 34 * R-Car Gen2, R-Car Gen3, and RZ/G1. 35 * These are NOT valid for R-Car Gen1 and RZ/A1! 63 #define RMSTPCR(i) (smstpcr[i] - 0x20) 86 * - Clock outputs exported to DT [all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/ethernet/renesas/ |
| H A D | ravb_main.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Copyright (C) 2014-2019 Renesas Electronics Corporation 6 * Copyright (C) 2015-2016 Cogent Embedded, Inc. <source@cogentembedded.com> 14 #include <linux/dma-mapping.h> 68 return -ETIMEDOUT; in ravb_wait() 89 switch (priv->speed) { in ravb_set_rate() 101 u32 reserve = (unsigned long)skb->data & (RAVB_ALIGN - 1); in ravb_set_buffer_align() 104 skb_reserve(skb, RAVB_ALIGN - reserve); in ravb_set_buffer_align() 115 ether_addr_copy(ndev->dev_addr, mac); in ravb_read_mac_address() 120 ndev->dev_addr[0] = (mahr >> 24) & 0xFF; in ravb_read_mac_address() [all …]
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/renesas/ |
| H A D | pfc-r8a7796.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * R8A7796 (R-Car M3-W/W+) support - PFC hardware block. 5 * Copyright (C) 2016-2019 Renesas Electronics Corp. 7 * This file is based on the drivers/pinctrl/renesas/pfc-r8a7795.c 9 * R-Car Gen3 processor support - PFC hardware block. 259 … /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 */ /* A */ /* B */ /* C - F */ 288 … /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 */ /* A */ /* B */ /* C - F */ 319 … /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 */ /* A */ /* B */ /* C - F */ 355 … /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 */ /* A */ /* B */ /* C - F */ 385 … /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 */ /* A */ /* B */ /* C - F */ [all …]
|