Home
last modified time | relevance | path

Searched full:conf_reg (Results 1 – 25 of 47) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/tty/serial/
H A Dmen_z135_uart.c482 u32 conf_reg; in men_z135_set_mctrl() local
484 conf_reg = old = ioread32(port->membase + MEN_Z135_CONF_REG); in men_z135_set_mctrl()
486 conf_reg |= MEN_Z135_MCR_RTS; in men_z135_set_mctrl()
488 conf_reg &= ~MEN_Z135_MCR_RTS; in men_z135_set_mctrl()
491 conf_reg |= MEN_Z135_MCR_DTR; in men_z135_set_mctrl()
493 conf_reg &= ~MEN_Z135_MCR_DTR; in men_z135_set_mctrl()
496 conf_reg |= MEN_Z135_MCR_OUT1; in men_z135_set_mctrl()
498 conf_reg &= ~MEN_Z135_MCR_OUT1; in men_z135_set_mctrl()
501 conf_reg |= MEN_Z135_MCR_OUT2; in men_z135_set_mctrl()
503 conf_reg &= ~MEN_Z135_MCR_OUT2; in men_z135_set_mctrl()
[all …]
/OK3568_Linux_fs/u-boot/drivers/pinctrl/nxp/
H A Dpinctrl-imx.c26 int mux_reg, conf_reg, input_reg, input_val, mux_mode, config_val; in imx_pinctrl_set_state() local
73 conf_reg = mux_reg; in imx_pinctrl_set_state()
75 conf_reg = pin_data[j++]; in imx_pinctrl_set_state()
76 if (!(info->flags & ZERO_OFFSET_VALID) && !conf_reg) in imx_pinctrl_set_state()
77 conf_reg = -1; in imx_pinctrl_set_state()
80 if ((mux_reg == -1) || (conf_reg == -1)) { in imx_pinctrl_set_state()
81 dev_err(dev, "Error mux_reg or conf_reg\n"); in imx_pinctrl_set_state()
91 dev_dbg(dev, "mux_reg 0x%x, conf_reg 0x%x, input_reg 0x%x, " in imx_pinctrl_set_state()
93 mux_reg, conf_reg, input_reg, mux_mode, input_val, in imx_pinctrl_set_state()
160 clrsetbits_le32(info->base + conf_reg, in imx_pinctrl_set_state()
[all …]
/OK3568_Linux_fs/kernel/drivers/pinctrl/freescale/
H A Dpinctrl-imx.c356 if (pin_reg->conf_reg == -1) { in imx_pinconf_get_mmio()
362 *config = readl(ipctl->base + pin_reg->conf_reg); in imx_pinconf_get_mmio()
391 if (pin_reg->conf_reg == -1) { in imx_pinconf_set_mmio()
403 reg = readl(ipctl->base + pin_reg->conf_reg); in imx_pinconf_set_mmio()
406 writel(reg, ipctl->base + pin_reg->conf_reg); in imx_pinconf_set_mmio()
408 pin_reg->conf_reg, reg); in imx_pinconf_set_mmio()
410 writel(configs[i], ipctl->base + pin_reg->conf_reg); in imx_pinconf_set_mmio()
412 pin_reg->conf_reg, configs[i]); in imx_pinconf_set_mmio()
453 if (pin_reg->conf_reg == -1) { in imx_pinconf_dbg_show()
458 config = readl(ipctl->base + pin_reg->conf_reg); in imx_pinconf_dbg_show()
[all …]
H A Dpinctrl-imx.h63 * @conf_reg: config register offset
67 s16 conf_reg; member
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx8mn-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mp-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mm-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mq-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx6ul-pinctrl.txt10 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx7d-pinctrl.txt32 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx-pinctrl.txt26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/OK3568_Linux_fs/kernel/drivers/crypto/rockchip/
H A Drk_crypto_v1_skcipher.c192 u32 ivsize, block, conf_reg = 0; in rk_ablk_hw_init() local
206 conf_reg = RK_CRYPTO_DESSEL; in rk_ablk_hw_init()
222 conf_reg |= RK_CRYPTO_BYTESWAP_BTFIFO | in rk_ablk_hw_init()
224 CRYPTO_WRITE(rk_dev, RK_CRYPTO_CONF, conf_reg); in rk_ablk_hw_init()
H A Drk3288_crypto_skcipher.c203 u32 ivsize, block, conf_reg = 0; in rk_ablk_hw_init() local
214 conf_reg = RK_CRYPTO_DESSEL; in rk_ablk_hw_init()
227 conf_reg |= RK_CRYPTO_BYTESWAP_BTFIFO | in rk_ablk_hw_init()
229 CRYPTO_WRITE(dev, RK_CRYPTO_CONF, conf_reg); in rk_ablk_hw_init()
/OK3568_Linux_fs/kernel/drivers/hwmon/
H A Demc2103.c426 u8 conf_reg; in pwm1_enable_store() local
445 result = read_u8_from_i2c(client, REG_FAN_CONF1, &conf_reg); in pwm1_enable_store()
452 conf_reg |= 0x80; in pwm1_enable_store()
454 conf_reg &= ~0x80; in pwm1_enable_store()
456 i2c_smbus_write_byte_data(client, REG_FAN_CONF1, conf_reg); in pwm1_enable_store()
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dimx6ull-pinfunc-snvs.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx6ull-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx25-pinfunc.h13 * <mux_reg conf_reg input_reg mux_mode input_val>
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Dimx6ull-pinfunc-snvs.h13 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx6ull-pinfunc.h15 * <mux_reg conf_reg input_reg mux_mode input_val>
/OK3568_Linux_fs/kernel/drivers/pinctrl/intel/
H A Dpinctrl-baytrail.c806 void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG); in byt_gpio_direct_irq_check() local
814 if (readl(conf_reg) & BYT_DIRECT_IRQ_EN) in byt_gpio_direct_irq_check()
901 void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG); in byt_pin_config_get() local
909 conf = readl(conf_reg); in byt_pin_config_get()
986 void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG); in byt_pin_config_set() local
995 conf = readl(conf_reg); in byt_pin_config_set()
1105 writel(conf, conf_reg); in byt_pin_config_set()
/OK3568_Linux_fs/u-boot/board/gateworks/gw_ventana/
H A Dgw_ventana.c1266 u32 conf_reg = fdt32_to_cpu(range[i+1]); in ft_board_setup() local
1270 conf_reg == 0x630) in ft_board_setup()
1274 conf_reg == 0x3a0) in ft_board_setup()
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/freescale/
H A Dimx8mq-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx8mm-pinfunc.h11 * <mux_reg conf_reg input_reg mux_mode input_val>

12