Home
last modified time | relevance | path

Searched full:bsc (Results 1 – 25 of 108) sorted by relevance

12345

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/bus/
H A Drenesas,bsc.yaml3 $id: http://devicetree.org/schemas/bus/renesas,bsc.yaml#
6 title: Renesas Bus State Controller (BSC)
12 The Renesas Bus State Controller (BSC, sometimes called "LBSC within Bus
18 While the BSC is a fairly simple memory-mapped bus, it may be part of a
20 connected to the BSC can be accessed, the PM domain containing the BSC
21 must be powered on, and the functional clock driving the BSC must be
24 The bindings for the BSC extend the bindings for "simple-pm-bus".
33 - renesas,bsc-r8a73a4 # R-Mobile APE6 (r8a73a4)
34 - renesas,bsc-sh73a0 # SH-Mobile AG5 (sh73a0)
35 - const: renesas,bsc
[all …]
/OK3568_Linux_fs/u-boot/board/atmark-techno/armadillo-800eva/
H A Darmadillo-800eva.c46 struct r8a7740_bsc *bsc = (struct r8a7740_bsc *)BSC_BASE; in s_init() local
85 /* BSC */ in s_init()
86 writel(0x0000001B, &bsc->cmncr); in s_init()
208 /* BSC */ in s_init()
209 writel(0x00410400, &bsc->cs0bcr); in s_init()
210 writel(0x00410400, &bsc->cs2bcr); in s_init()
211 writel(0x00410400, &bsc->cs5bbcr); in s_init()
212 writel(0x02CB0400, &bsc->cs6abcr); in s_init()
214 writel(0x00000440, &bsc->cs0wcr); in s_init()
215 writel(0x00000440, &bsc->cs2wcr); in s_init()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/memory-controllers/
H A Drenesas,h8300-bsc.txt4 - compatible: Must be "renesas,h8300-bsc".
5 - reg: Base address and length of BSC registers.
8 bsc: memory-controller@fee01e {
9 compatible = "renesas,h8300h-bsc", "renesas,h8300-bsc";
/OK3568_Linux_fs/kernel/drivers/staging/board/
H A Dboard.c122 int __init board_staging_register_clock(const struct board_staging_clk *bsc) in board_staging_register_clock() argument
126 pr_debug("Aliasing clock %s for con_id %s dev_id %s\n", bsc->clk, in board_staging_register_clock()
127 bsc->con_id, bsc->dev_id); in board_staging_register_clock()
128 error = clk_add_alias(bsc->con_id, bsc->dev_id, bsc->clk, NULL); in board_staging_register_clock()
130 pr_err("Failed to alias clock %s (%d)\n", bsc->clk, error); in board_staging_register_clock()
H A Dboard.h30 int board_staging_register_clock(const struct board_staging_clk *bsc);
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/i2c/
H A Dbrcm,brcmstb-i2c.yaml7 title: Broadcom STB BSC IIC Master Controller
26 - description: BSC register range
31 - const: bsc
93 reg-names = "bsc", "auto-i2c";
/OK3568_Linux_fs/kernel/drivers/i2c/busses/
H A Di2c-brcmstb.c30 * PER_I2C/BSC count register mask depends on 1 byte/4 byte data register
39 /* BSC CTL register field definitions */
69 /* BSC data transfer direction */
72 /* BSC data transfer direction combined format */
79 /* BSC block register map structure to cache fields to be written */
206 /* Enable BSC CTL interrupt line */ in brcmstb_i2c_enable_disable_irq()
209 /* Disable BSC CTL interrupt line */ in brcmstb_i2c_enable_disable_irq()
304 /* enable BSC CTL interrupt line */ in brcmstb_send_i2c_cmd()
333 /* Actual data transfer through the BSC master */
652 /* disable the bsc interrupt line */ in brcmstb_i2c_probe()
/OK3568_Linux_fs/kernel/arch/h8300/boot/dts/
H A Dh8300h_sim.dts60 bsc: memory-controller@fee01e { label
61 compatible = "renesas,h8300h-bsc", "renesas,h8300-bsc";
H A Dh8s_sim.dts66 bsc: memory-controller@fffec0 { label
67 compatible = "renesas,h8s-bsc", "renesas,h8300-bsc";
H A Dedosk2674.dts67 bsc: memory-controller@fffec0 { label
68 compatible = "renesas,h8s-bsc", "renesas,h8300-bsc";
/OK3568_Linux_fs/kernel/arch/h8300/kernel/
H A Dsetup.c184 struct device_node *bsc; in access_timing() local
190 bsc = of_find_compatible_node(NULL, NULL, "renesas,h8300-bsc"); in access_timing()
191 base = of_iomap(bsc, 0); in access_timing()
/OK3568_Linux_fs/u-boot/board/kmc/kzm9g/
H A Dkzm9g.c262 struct sh73a0_bsc *bsc = (struct sh73a0_bsc *)BSC_BASE; in board_early_init_f() local
266 writel(CS0BCR_D, &bsc->cs0bcr); in board_early_init_f()
267 writel(CS4BCR_D, &bsc->cs4bcr); in board_early_init_f()
268 writel(CS0WCR_D, &bsc->cs0wcr); in board_early_init_f()
269 writel(CS4WCR_D, &bsc->cs4wcr); in board_early_init_f()
271 clrsetbits_le32(&bsc->cmncr, ~CMNCR_BROMMD, CMNCR_BROMMD); in board_early_init_f()
/OK3568_Linux_fs/kernel/arch/sh/include/cpu-sh4/cpu/
H A Dsh7722.h10 * MD3: BSC - Area0 Bus Width (16/32-bit) [CS0BCR.9,10]
11 * MD5: BSC - Endian Mode (L: Big, H: Little) [CMNCR.3]
148 /* BSC */
H A Dsh7723.h10 * MD3: BSC - Area0 Bus Width (16/32-bit) [CS0BCR.9,10]
11 * MD5: BSC - Endian Mode (L: Big, H: Little) [CMNCR.3]
247 /* BSC */
H A Dsh7724.h10 * MD3: BSC - Area0 Bus Width (16/32-bit) [CS0BCR.9,10]
11 * MD5: BSC - Endian Mode (L: Big, H: Little) [CMNCR.3]
113 /* BSC (PTA/PTB/PTJ/PTQ/PTR/PTT) */
/OK3568_Linux_fs/u-boot/drivers/pci/
H A Dpci_sh7751.c108 /* Double-check some BSC config settings */ in pci_sh7751_init()
170 /* Copy BSC registers into PCI BSC */ in pci_sh7751_init()
/OK3568_Linux_fs/kernel/arch/sh/kernel/cpu/sh2a/
H A Dsetup-sh7206.c30 CMT0, CMT1, BSC, WDT, enumerator
61 INTC_IRQ(BSC, 148), INTC_IRQ(WDT, 152),
112 { 0xfffe0c04, 0, 16, 4, /* IPR08 */ { CMT0, CMT1, BSC, WDT } },
H A Dsetup-sh7203.c22 USB, LCDC, CMT0, CMT1, BSC, WDT, enumerator
63 INTC_IRQ(BSC, 144), INTC_IRQ(WDT, 145),
144 { 0xfffe0c06, 0, 16, 4, /* IPR09 */ { BSC, WDT, MTU0_ABCD, MTU0_VEF } },
/OK3568_Linux_fs/u-boot/arch/arm/mach-rmobile/include/mach/
H A Dsh73a0.h47 /* BSC */
260 /* BSC */
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv7/bcm235xx/
H A DMakefile10 obj-y += clk-bsc.o
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv7/bcm281xx/
H A DMakefile11 obj-y += clk-bsc.o
/OK3568_Linux_fs/u-boot/arch/sh/include/asm/
H A Dcpu_sh7203.h19 /* BSC */
H A Dcpu_sh7264.h19 /* BSC */
H A Dcpu_sh7706.h22 /* BSC */
/OK3568_Linux_fs/kernel/drivers/zorro/
H A Dzorro.ids183 07fe BSC/Alfadata
185 0801 BSC/Alfadata
235 082c BSC/Alfadata

12345