| /OK3568_Linux_fs/kernel/tools/power/x86/intel-speed-select/ |
| H A D | isst-core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Intel Speed Select -- Enumerate and control features 9 int isst_write_pm_config(int cpu, int cp_state) in isst_write_pm_config() argument 19 ret = isst_send_mbox_command(cpu, WRITE_PM_CONFIG, PM_FEATURE, 0, req, in isst_write_pm_config() 24 debug_printf("cpu:%d WRITE_PM_CONFIG resp:%x\n", cpu, resp); in isst_write_pm_config() 29 int isst_read_pm_config(int cpu, int *cp_state, int *cp_cap) in isst_read_pm_config() argument 34 ret = isst_send_mbox_command(cpu, READ_PM_CONFIG, PM_FEATURE, 0, 0, in isst_read_pm_config() 39 debug_printf("cpu:%d READ_PM_CONFIG resp:%x\n", cpu, resp); in isst_read_pm_config() 47 int isst_get_ctdp_levels(int cpu, struct isst_pkg_ctdp *pkg_dev) in isst_get_ctdp_levels() argument 52 ret = isst_send_mbox_command(cpu, CONFIG_TDP, in isst_get_ctdp_levels() [all …]
|
| /OK3568_Linux_fs/kernel/arch/mips/netlogic/xlr/ |
| H A D | fmn-config.c | 2 * Copyright (c) 2003-2012 Broadcom Corporation 35 #include <asm/cpu-info.h> 39 #include <asm/cpu.h> 56 xlr_board_fmn_config.bucket_size[(bkt * 8) + 0], in print_credit_config() 57 xlr_board_fmn_config.bucket_size[(bkt * 8) + 1], in print_credit_config() 58 xlr_board_fmn_config.bucket_size[(bkt * 8) + 2], in print_credit_config() 59 xlr_board_fmn_config.bucket_size[(bkt * 8) + 3], in print_credit_config() 60 xlr_board_fmn_config.bucket_size[(bkt * 8) + 4], in print_credit_config() 61 xlr_board_fmn_config.bucket_size[(bkt * 8) + 5], in print_credit_config() 62 xlr_board_fmn_config.bucket_size[(bkt * 8) + 6], in print_credit_config() [all …]
|
| /OK3568_Linux_fs/kernel/arch/mips/kernel/ |
| H A D | smp-bmips.c | 20 #include <linux/cpu.h> 39 #include <asm/cpu-features.h> 52 static void bmips_set_reset_vec(int cpu, u32 val); 56 /* initial $sp, $gp - used by arch/mips/kernel/bmips_vec.S */ 60 static void bmips43xx_send_ipi_single(int cpu, unsigned int action); 61 static void bmips5000_send_ipi_single(int cpu, unsigned int action); 69 #define CPUNUM(cpu, shift) (((cpu) + bmips_cpu_offset) << (shift)) argument 70 #define ACTION_CLR_IPI(cpu, ipi) (0x2000 | CPUNUM(cpu, 9) | ((ipi) << 8)) argument 71 #define ACTION_SET_IPI(cpu, ipi) (0x3000 | CPUNUM(cpu, 9) | ((ipi) << 8)) argument 72 #define ACTION_BOOT_THREAD(cpu) (0x08 | CPUNUM(cpu, 0)) argument [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | exynos5422-odroidxu3-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel Odroid XU3/XU3-Lite/XU4 boards common device tree source 12 #include <dt-bindings/input/input.h> 13 #include "exynos5422-odroid-core.dtsi" 17 compatible = "gpio-keys"; 18 pinctrl-names = "default"; 19 pinctrl-0 = <&power_key>; 32 debounce-interval = <0>; 33 wakeup-source; 38 pinctrl-0 = <&emmc_nrst_pin>; [all …]
|
| H A D | exynos5422-odroidhc1.dts | 1 // SPDX-License-Identifier: GPL-2.0 10 /dts-v1/; 11 #include "exynos5422-odroid-core.dtsi" 15 compatible = "hardkernel,odroid-hc1", "samsung,exynos5800", \ 19 compatible = "pwm-leds"; 24 pwm-names = "pwm2"; 25 max-brightness = <255>; 26 linux,default-trigger = "heartbeat"; 30 thermal-zones { 31 cpu0_thermal: cpu0-thermal { [all …]
|
| /OK3568_Linux_fs/kernel/tools/perf/util/ |
| H A D | svghelper.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * svghelper.c - helper functions for outputting svg 43 static double cpu2slot(int cpu) in cpu2slot() argument 45 return 2 * cpu + 1; in cpu2slot() 50 static double cpu2y(int cpu) in cpu2y() argument 53 return cpu2slot(topology_map[cpu]) * SLOT_MULT; in cpu2y() 55 return cpu2slot(cpu) * SLOT_MULT; in cpu2y() 62 X = 1.0 * svg_page_width * (__time - first_time) / (last_time - first_time); in time2pixels() 77 while (loop--) { in round_text_size() 102 new_width = (last_time - first_time) / 5000000; in open_svg() [all …]
|
| H A D | cpumap.c | 1 // SPDX-License-Identifier: GPL-2.0 25 map = perf_cpu_map__empty_new(cpus->nr); in cpu_map__from_entries() 29 for (i = 0; i < cpus->nr; i++) { in cpu_map__from_entries() 31 * Special treatment for -1, which is not real cpu number, in cpu_map__from_entries() 32 * and we need to use (int) -1 to initialize map[i], in cpu_map__from_entries() 35 if (cpus->cpu[i] == (u16) -1) in cpu_map__from_entries() 36 map->map[i] = -1; in cpu_map__from_entries() 38 map->map[i] = (int) cpus->cpu[i]; in cpu_map__from_entries() 48 int nr, nbits = mask->nr * mask->long_size * BITS_PER_BYTE; in cpu_map__from_mask() 50 nr = bitmap_weight(mask->mask, nbits); in cpu_map__from_mask() [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/kernel/cpu/ |
| H A D | cacheinfo.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Routines to identify caches on Intel CPU. 7 * Ashok Raj <ashok.raj@intel.com>: Work with CPU hotplug infrastructure. 13 #include <linux/cpu.h> 24 #include "cpu.h" 45 { 0x06, LVL_1_INST, 8 }, /* 4-way set assoc, 32 byte line size */ 46 { 0x08, LVL_1_INST, 16 }, /* 4-way set assoc, 32 byte line size */ 47 { 0x09, LVL_1_INST, 32 }, /* 4-way set assoc, 64 byte line size */ 48 { 0x0a, LVL_1_DATA, 8 }, /* 2 way set assoc, 32 byte line size */ 49 { 0x0c, LVL_1_DATA, 16 }, /* 4-way set assoc, 32 byte line size */ [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/kernel/ |
| H A D | msr.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 2 /* ----------------------------------------------------------------------- * 4 * Copyright 2000-2008 H. Peter Anvin - All Rights Reserved 7 * ----------------------------------------------------------------------- */ 13 * and then read/write in chunks of 8 bytes. A larger size means multiple 16 * This driver uses /dev/cpu/%d/msr where %d is the minor number, and on 17 * an SMP box will direct the access to CPU %d. 33 #include <linux/cpu.h> 59 int cpu = iminor(file_inode(file)); in msr_read() local 63 if (count % 8) in msr_read() [all …]
|
| /OK3568_Linux_fs/buildroot/package/qt5/qt5webkit/ |
| H A D | 0005-Add-support-for-ARC-processors.patch | 1 From 8da574cf8f30f69e47f76705aa2eb07000540aeb Mon Sep 17 00:00:00 2001 6 Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com> 7 --- 8 CMakeLists.txt | 4 +++- 9 Source/JavaScriptCore/CMakeLists.txt | 3 ++- 10 Source/WTF/wtf/Platform.h | 8 ++++++++ 11 Source/WTF/wtf/dtoa/utils.h | 2 +- 13 5 files changed, 18 insertions(+), 3 deletions(-) 15 diff --git a/CMakeLists.txt b/CMakeLists.txt 17 --- a/CMakeLists.txt [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/hisilicon/ |
| H A D | hi6220.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/reset/hisi,hi6220-resets.h> 10 #include <dt-bindings/clock/hi6220-clock.h> 11 #include <dt-bindings/pinctrl/hisi.h> 12 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 21 compatible = "arm,psci-0.2"; [all …]
|
| /OK3568_Linux_fs/buildroot/boot/uboot/2015.07/ |
| H A D | 0001-Revert-arch-Make-board-selection-choices-optional.patch | 8 Reverted commit caused an issue with "make oldconfig" - default prompt 11 ------------------>8------------------ 13 ------------------>8------------------ 16 ------------------>8------------------ 18 scripts/kconfig/conf --silentoldconfig Kconfig 29 ------------------>8------------------ 31 Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com> 32 --- 33 arch/arc/Kconfig | 1 - 34 arch/arm/Kconfig | 1 - [all …]
|
| /OK3568_Linux_fs/kernel/arch/alpha/kernel/ |
| H A D | core_mcpcia.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Code common to all MCbus-PCI Adaptor core logic chipsets 27 * NOTE: Herein lie back-to-back mb instructions. They are magic. 33 * BIOS32-style PCI interface: 54 * 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0 55 * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ 57 * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ 60 * 10:8 Function number 66 * 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0 67 * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ [all …]
|
| H A D | core_t2.c | 1 // SPDX-License-Identifier: GPL-2.0 37 * By default, we direct-map starting at 2GB, in order to allow the 38 * maximum size direct-map window (2GB) to match the maximum amount of 40 * floppy to DMA only via the scatter/gather window set up for 8MB 41 * ISA DMA, since the maximum ISA DMA address is 2GB-1. 43 * For now, this seems a reasonable trade-off: even though most SABLEs 62 * NOTE: Herein lie back-to-back mb instructions. They are magic. 68 * BIOS32-style PCI interface: 108 * 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0 109 * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+ [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/ |
| H A D | cpu.c | 2 * Copyright (c) 2010-2015, NVIDIA CORPORATION. All rights reserved. 4 * SPDX-License-Identifier: GPL-2.0 13 #include <asm/arch-tegra/clk_rst.h> 14 #include <asm/arch-tegra/pmc.h> 15 #include <asm/arch-tegra/scu.h> 16 #include "cpu.h" 25 rev = (readl(&gp->hidrev) & HIDREV_CHIPID_MASK) >> HIDREV_CHIPID_SHIFT; in get_num_cpus() 49 * ------------------------------ 51 * PLLX_BASE n 17: 8 10 53 * PLLX_MISC cpcon 11: 8 4 [all …]
|
| /OK3568_Linux_fs/kernel/drivers/clk/mvebu/ |
| H A D | dove.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 14 #include <linux/clk-provider.h> 18 #include "dove-divider.h" 23 * Dove PLL sample-at-reset configuration 25 * SAR0[8:5] : CPU frequency 29 * 8 = 800 MHz 39 * SAR0[11:9] : CPU to L2 Clock divider ratio 40 * 0 = (1/1) * CPU 41 * 2 = (1/2) * CPU [all …]
|
| /OK3568_Linux_fs/kernel/tools/power/x86/x86_energy_perf_policy/ |
| H A D | x86_energy_perf_policy.8 | 1 .\" This page Copyright (C) 2010 - 2015 Len Brown <len.brown@intel.com> 3 .TH X86_ENERGY_PERF_POLICY 8 5 x86_energy_perf_policy \- Manage Energy vs. Performance Policy via x86 Model Specific Registers 10 .RB "scope: \-\-cpu\ cpu-list | \-\-pkg\ pkg-list" 12 .RB "cpu-list, pkg-list: # | #,# | #-# | all" 14 .RB "field: \-\-all | \-\-epb | \-\-hwp-epp | \-\-hwp-min | \-\-hwp-max | \-\-hwp-desired" 16 .RB "other: (\-\-force | \-\-hwp-enable | \-\-turbo-enable) value)" 18 .RB "value: # | default | performance | balance-performance | balance-power | power" 21 displays and updates energy-performance policy settings specific to 23 updates, no matter if the Linux cpufreq sub-system is enabled or not. [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | hi6220.dtsi | 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/clock/hi6220-clock.h> 12 interrupt-parent = <&gic>; 13 #address-cells = <2>; 14 #size-cells = <2>; 17 compatible = "arm,psci-0.2"; 22 #address-cells = <2>; 23 #size-cells = <0>; 25 cpu-map { 28 cpu = <&cpu0>; [all …]
|
| /OK3568_Linux_fs/kernel/tools/power/x86/intel_pstate_tracer/ |
| H A D | intel_pstate_tracer.py | 2 # SPDX-License-Identifier: GPL-2.0-only 3 # -*- coding: utf-8 -*- 7 - If there is Linux trace file with pstate_sample events enabled, then 9 - If user has not specified a trace file as input via command line parameters, 16 gnuplot-py 1.8 or higher 18 gnuplot-py, phython-gnuplot or phython3-gnuplot, gnuplot-nox, ... ) 20 HWP (Hardware P-States are disabled) 57 C_MPERF = 8 79 print(' ./intel_pstate_tracer.py [-c cpus] -t <trace_file> -n <test_name>') 81 … print(' ./intel_pstate_tracer.py [--cpu cpus] ---trace_file <trace_file> --name <test_name>') [all …]
|
| /OK3568_Linux_fs/kernel/arch/powerpc/boot/ |
| H A D | 4xx.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * Copyright 2002-2005 MontaVista Software Inc. 34 memsize -= 4096; in chip_11_errata() 126 #define DDR0_08 8 140 #define DDR_MAX_ROW_REG_SHIFT 8 146 #define DDR_CS_MAP_SHIFT 8 155 #define DDR_COL_SZ_SHIFT 8 162 * Some U-Boot versions set the number of chipselects to two 181 model[sizeof(model)-1] = 0; in ibm4xx_denali_get_cs() 228 dpath = 8; /* 64 bits */ in ibm4xx_denali_fixup_memsize() [all …]
|
| /OK3568_Linux_fs/kernel/net/iucv/ |
| H A D | iucv.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 20 * CP Programming Service, IBM document # SC24-5760 38 #include <linux/cpu.h> 51 * IPSRCCLS - Indicates you have specified a source class. 52 * IPTRGCLS - Indicates you have specified a target class. 53 * IPFGPID - Indicates you have specified a pathid. 54 * IPFGMID - Indicates you have specified a message ID. 55 * IPNORPY - Indicates a one-way message. No reply expected. 56 * IPALL - Indicates that all paths are affected. 86 u32 res2[8]; [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/include/asm/ |
| H A D | segment.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 13 ((((base) & _AC(0xff000000,ULL)) << (56-24)) | \ 15 (((limit) & _AC(0x000f0000,ULL)) << (48-16)) | \ 24 #define __BOOT_CS (GDT_ENTRY_BOOT_CS*8) 25 #define __BOOT_DS (GDT_ENTRY_BOOT_DS*8) 26 #define __BOOT_TSS (GDT_ENTRY_BOOT_TSS*8) 60 * The layout of the per-CPU GDT under Linux: 62 * 0 - null <=== cacheline #1 63 * 1 - reserved 64 * 2 - reserved [all …]
|
| H A D | cpufeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 6 #include <asm/required-features.h> 10 #include <asm/disabled-features.h> 14 * Defines x86 CPU feature bits 16 #define NCAPINTS 19 /* N 32-bit words worth of info */ 17 #define NBUGINTS 1 /* N 32-bit bug flags */ 25 * please update the table in kernel/cpu/cpuid-deps.c as well. 28 /* Intel-defined CPU features, CPUID level 0x00000001 (EDX), word 0 */ 34 #define X86_FEATURE_MSR ( 0*32+ 5) /* Model-Specific Registers */ 37 #define X86_FEATURE_CX8 ( 0*32+ 8) /* CMPXCHG8 instruction */ [all …]
|
| /OK3568_Linux_fs/yocto/meta-qt5/recipes-qt/qt5/qtwebkit/ |
| H A D | 0009-Riscv-Add-support-for-riscv.patch | 6 Upstream-Status: Pending 7 Signed-off-by: Martin Jansa <Martin.Jansa@gmail.com> 8 --- 11 Source/WTF/wtf/Platform.h | 12 ++++++++++-- 12 Source/WTF/wtf/dtoa/utils.h | 2 +- 13 4 files changed, 14 insertions(+), 3 deletions(-) 15 diff --git a/CMakeLists.txt b/CMakeLists.txt 17 --- a/CMakeLists.txt 19 @@ -83,6 +83,8 @@ elseif (LOWERCASE_CMAKE_SYSTEM_PROCESSOR MATCHES "s390") 26 message(FATAL_ERROR "Unknown CPU '${LOWERCASE_CMAKE_SYSTEM_PROCESSOR}'") [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/mediatek/ |
| H A D | mt6755.dtsi | 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/interrupt-controller/arm-gic.h> 19 interrupt-parent = <&sysirq>; 20 #address-cells = <2>; 21 #size-cells = <2>; 24 compatible = "arm,psci-0.2"; 29 #address-cells = <1>; 30 #size-cells = <0>; 32 cpu0: cpu@0 { 33 device_type = "cpu"; [all …]
|