Home
last modified time | relevance | path

Searched +full:0 +full:xe6e60000 (Results 1 – 25 of 29) sorted by relevance

12

/OK3568_Linux_fs/u-boot/arch/arm/mach-rmobile/include/mach/
H A Drcar-gen3-base.h15 #define RWDT_BASE 0xE6020000
16 #define SWDT_BASE 0xE6030000
17 #define LBSC_BASE 0xEE220200
18 #define TMU_BASE 0xE61E0000
19 #define GPIO5_BASE 0xE6055000
22 #define SCIF0_BASE 0xE6E60000
23 #define SCIF1_BASE 0xE6E68000
24 #define SCIF2_BASE 0xE6E88000
25 #define SCIF3_BASE 0xE6C50000
26 #define SCIF4_BASE 0xE6C40000
[all …]
H A Drcar-base.h15 #define RWDT_BASE 0xE6020000
16 #define SWDT_BASE 0xE6030000
17 #define LBSC_BASE 0xFEC00200
18 #define DBSC3_0_BASE 0xE6790000
19 #define DBSC3_1_BASE 0xE67A0000
20 #define TMU_BASE 0xE61E0000
21 #define GPIO5_BASE 0xE6055000
22 #define SH_QSPI_BASE 0xE6B10000
25 #define SCIF0_BASE 0xE6E60000
26 #define SCIF1_BASE 0xE6E68000
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/renesas/
H A Dr8a779a0.dtsi19 #size-cells = <0>;
21 a76_0: cpu@0 {
23 reg = <0>;
29 L3_CA76_0: cache-controller-0 {
39 #clock-cells = <0>;
41 clock-frequency = <0>;
46 #clock-cells = <0>;
48 clock-frequency = <0>;
59 #clock-cells = <0>;
60 clock-frequency = <0>;
[all …]
H A Dr8a77995.dtsi21 #clock-cells = <0>;
22 clock-frequency = <0>;
27 #size-cells = <0>;
29 a53_0: cpu@0 {
31 reg = <0x0>;
48 #clock-cells = <0>;
50 clock-frequency = <0>;
65 #clock-cells = <0>;
66 clock-frequency = <0>;
79 reg = <0 0xe6020000 0 0x0c>;
[all …]
H A Dr8a77970.dtsi30 #clock-cells = <0>;
31 clock-frequency = <0>;
36 #size-cells = <0>;
38 a53_0: cpu@0 {
41 reg = <0>;
68 #clock-cells = <0>;
70 clock-frequency = <0>;
75 #clock-cells = <0>;
77 clock-frequency = <0>;
95 #clock-cells = <0>;
[all …]
H A Dr8a77980.dtsi31 #clock-cells = <0>;
32 clock-frequency = <0>;
37 #size-cells = <0>;
39 a53_0: cpu@0 {
42 reg = <0>;
89 #clock-cells = <0>;
91 clock-frequency = <0>;
96 #clock-cells = <0>;
98 clock-frequency = <0>;
104 #clock-cells = <0>;
[all …]
H A Dr8a774c0.dtsi18 * The external audio clocks are configured as 0 Hz fixed frequency
24 #clock-cells = <0>;
25 clock-frequency = <0>;
30 #clock-cells = <0>;
31 clock-frequency = <0>;
36 #clock-cells = <0>;
37 clock-frequency = <0>;
43 #clock-cells = <0>;
44 clock-frequency = <0>;
70 #size-cells = <0>;
[all …]
H A Dr8a77990.dtsi29 * The external audio clocks are configured as 0 Hz fixed frequency
35 #clock-cells = <0>;
36 clock-frequency = <0>;
41 #clock-cells = <0>;
42 clock-frequency = <0>;
47 #clock-cells = <0>;
48 clock-frequency = <0>;
54 #clock-cells = <0>;
55 clock-frequency = <0>;
81 #size-cells = <0>;
[all …]
H A Dr8a77961.dtsi20 * The external audio clocks are configured as 0 Hz fixed frequency
26 #clock-cells = <0>;
27 clock-frequency = <0>;
32 #clock-cells = <0>;
33 clock-frequency = <0>;
38 #clock-cells = <0>;
39 clock-frequency = <0>;
45 #clock-cells = <0>;
46 clock-frequency = <0>;
118 #size-cells = <0>;
[all …]
H A Dr8a774a1.dtsi32 * The external audio clocks are configured as 0 Hz fixed frequency
38 #clock-cells = <0>;
39 clock-frequency = <0>;
44 #clock-cells = <0>;
45 clock-frequency = <0>;
50 #clock-cells = <0>;
51 clock-frequency = <0>;
57 #clock-cells = <0>;
58 clock-frequency = <0>;
106 #size-cells = <0>;
[all …]
H A Dr8a774b1.dtsi21 * The external audio clocks are configured as 0 Hz fixed frequency
27 #clock-cells = <0>;
28 clock-frequency = <0>;
33 #clock-cells = <0>;
34 clock-frequency = <0>;
39 #clock-cells = <0>;
40 clock-frequency = <0>;
46 #clock-cells = <0>;
47 clock-frequency = <0>;
74 #size-cells = <0>;
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/serial/
H A Drenesas,scif.yaml167 reg = <0xe6e60000 64>;
172 dmas = <&dmac0 0x29>, <&dmac0 0x2a>, <&dmac1 0x29>, <&dmac1 0x2a>;
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dr8a7792.dtsi40 #clock-cells = <0>;
42 clock-frequency = <0>;
47 #size-cells = <0>;
50 cpu0: cpu@0 {
53 reg = <0>;
70 L2_CA15: cache-controller-0 {
81 #clock-cells = <0>;
83 clock-frequency = <0>;
96 #clock-cells = <0>;
98 clock-frequency = <0>;
[all …]
H A Dr8a77470.dtsi27 #size-cells = <0>;
30 cpu0: cpu@0 {
33 reg = <0>;
50 L2_CA7: cache-controller-0 {
61 #clock-cells = <0>;
63 clock-frequency = <0>;
76 #clock-cells = <0>;
78 clock-frequency = <0>;
92 reg = <0 0xe6020000 0 0x0c>;
102 reg = <0 0xe6050000 0 0x50>;
[all …]
H A Dr8a7794.dtsi34 * The external audio clocks are configured as 0 Hz fixed frequency
40 #clock-cells = <0>;
41 clock-frequency = <0>;
45 #clock-cells = <0>;
46 clock-frequency = <0>;
50 #clock-cells = <0>;
51 clock-frequency = <0>;
57 #clock-cells = <0>;
59 clock-frequency = <0>;
64 #size-cells = <0>;
[all …]
H A Dr8a7793.dtsi32 * The external audio clocks are configured as 0 Hz fixed frequency
38 #clock-cells = <0>;
39 clock-frequency = <0>;
43 #clock-cells = <0>;
44 clock-frequency = <0>;
48 #clock-cells = <0>;
49 clock-frequency = <0>;
55 #clock-cells = <0>;
57 clock-frequency = <0>;
62 #size-cells = <0>;
[all …]
H A Dr8a7745.dtsi36 * The external audio clocks are configured as 0 Hz fixed
42 #clock-cells = <0>;
43 clock-frequency = <0>;
47 #clock-cells = <0>;
48 clock-frequency = <0>;
52 #clock-cells = <0>;
53 clock-frequency = <0>;
59 #clock-cells = <0>;
61 clock-frequency = <0>;
66 #size-cells = <0>;
[all …]
H A Dr8a7742.dtsi19 * The external audio clocks are configured as 0 Hz fixed frequency
25 #clock-cells = <0>;
26 clock-frequency = <0>;
30 #clock-cells = <0>;
31 clock-frequency = <0>;
35 #clock-cells = <0>;
36 clock-frequency = <0>;
42 #clock-cells = <0>;
44 clock-frequency = <0>;
49 #size-cells = <0>;
[all …]
H A Dr8a7791.dtsi40 * The external audio clocks are configured as 0 Hz fixed frequency
46 #clock-cells = <0>;
47 clock-frequency = <0>;
51 #clock-cells = <0>;
52 clock-frequency = <0>;
56 #clock-cells = <0>;
57 clock-frequency = <0>;
63 #clock-cells = <0>;
65 clock-frequency = <0>;
70 #size-cells = <0>;
[all …]
H A Dr8a7743.dtsi19 * The external audio clocks are configured as 0 Hz fixed frequency
25 #clock-cells = <0>;
26 clock-frequency = <0>;
31 #clock-cells = <0>;
32 clock-frequency = <0>;
37 #clock-cells = <0>;
38 clock-frequency = <0>;
44 #clock-cells = <0>;
46 clock-frequency = <0>;
51 #size-cells = <0>;
[all …]
H A Dr8a7744.dtsi19 * The external audio clocks are configured as 0 Hz fixed frequency
25 #clock-cells = <0>;
26 clock-frequency = <0>;
31 #clock-cells = <0>;
32 clock-frequency = <0>;
37 #clock-cells = <0>;
38 clock-frequency = <0>;
44 #clock-cells = <0>;
46 clock-frequency = <0>;
51 #size-cells = <0>;
[all …]
H A Dr8a7790.dtsi41 * The external audio clocks are configured as 0 Hz fixed frequency
47 #clock-cells = <0>;
48 clock-frequency = <0>;
52 #clock-cells = <0>;
53 clock-frequency = <0>;
57 #clock-cells = <0>;
58 clock-frequency = <0>;
64 #clock-cells = <0>;
66 clock-frequency = <0>;
71 #size-cells = <0>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Dr8a7796.dtsi38 #size-cells = <0>;
40 a57_0: cpu@0 {
42 reg = <0x0>;
51 reg = <0x1>;
60 reg = <0x100>;
69 reg = <0x101>;
78 reg = <0x102>;
87 reg = <0x103>;
94 L2_CA57: cache-controller-0 {
111 #clock-cells = <0>;
[all …]
H A Dr8a7795.dtsi38 #size-cells = <0>;
40 a57_0: cpu@0 {
42 reg = <0x0>;
51 reg = <0x1>;
60 reg = <0x2>;
69 reg = <0x3>;
78 reg = <0x100>;
87 reg = <0x101>;
96 reg = <0x102>;
105 reg = <0x103>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm/
H A DKconfig.debug138 0x80000000 | 0xf0000000 | UART0
139 0x80004000 | 0xf0004000 | UART1
140 0x80008000 | 0xf0008000 | UART2
141 0x8000c000 | 0xf000c000 | UART3
142 0x80010000 | 0xf0010000 | UART4
143 0x80014000 | 0xf0014000 | UART5
144 0x80018000 | 0xf0018000 | UART6
145 0x8001c000 | 0xf001c000 | UART7
146 0x80020000 | 0xf0020000 | UART8
147 0x80024000 | 0xf0024000 | UART9
[all …]

12