Home
last modified time | relevance | path

Searched +full:0 +full:x40020000 (Results 1 – 23 of 23) sorted by relevance

/OK3568_Linux_fs/kernel/arch/m68k/fpsp040/
H A Dstan.S27 | k = N mod 2, so in particular, k = 0 or 1.
62 BOUNDS1: .long 0x3FD78000,0x4004BC7E
63 TWOBYPI: .long 0x3FE45F30,0x6DC9C883
65 TANQ4: .long 0x3EA0B759,0xF50F8688
66 TANP3: .long 0xBEF2BAA5,0xA8924F04
68 TANQ3: .long 0xBF346F59,0xB39BA65F,0x00000000,0x00000000
70 TANP2: .long 0x3FF60000,0xE073D3FC,0x199C4A00,0x00000000
72 TANQ2: .long 0x3FF90000,0xD23CD684,0x15D95FA1,0x00000000
74 TANP1: .long 0xBFFC0000,0x8895A6C5,0xFB423BCA,0x00000000
76 TANQ1: .long 0xBFFD0000,0xEEF57E0D,0xA84BC8CE,0x00000000
[all …]
H A Dget_op.S9 | determines the opclass (0, 2, or 3) and branches to the
17 | - For unnormalized numbers (opclass 0, 2, or 3) the
23 | - For denormalized numbers (opclass 0 or 2) the number(s) is not
71 .long 0x40000000,0xc90fdaa2,0x2168c235 |pi
73 .long 0x40000000,0xc90fdaa2,0x2168c234 |pi
75 .long 0x40000000,0xc90fdaa2,0x2168c235 |pi
79 .long 0x3ffd0000,0x9a209a84,0xfbcff798 |log10(2)
80 .long 0x40000000,0xadf85458,0xa2bb4a9a |e
81 .long 0x3fff0000,0xb8aa3b29,0x5c17f0bc |log2(e)
82 .long 0x3ffd0000,0xde5bd8a9,0x37287195 |log10(e)
[all …]
/OK3568_Linux_fs/u-boot/include/configs/
H A Dastro_mcf5373l.h29 #define ASTRO_ID 0xF8
31 #define ASTRO_ID 0xFA
33 #define ASTRO_ID 0xF9
35 #define ASTRO_ID 0xFC
37 #define ASTRO_ID 0xFB
53 #define CONFIG_SYS_TEXT_BASE 0x40020000
54 #define ENABLE_JFFS 0
56 #define CONFIG_SYS_TEXT_BASE 0x00000000
73 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
74 #define CONFIG_SYS_FSL_I2C_OFFSET 0x58000
[all …]
/OK3568_Linux_fs/buildroot/board/qemu/m68k-mcf5208/
H A Dlinux.config10 CONFIG_RAMBASE=0x40000000
11 CONFIG_RAMSIZE=0x0
12 CONFIG_VECTORBASE=0x40000000
13 CONFIG_KERNELBASE=0x40020000
/OK3568_Linux_fs/kernel/arch/m68k/configs/
H A Dm5208evb_defconfig15 CONFIG_RAMBASE=0x40000000
16 CONFIG_RAMSIZE=0x2000000
17 CONFIG_VECTORBASE=0x40000000
18 CONFIG_KERNELBASE=0x40020000
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra/
H A Dtegra.h11 #define NV_PA_ARM_PERIPHBASE 0x50040000
12 #define NV_PA_PG_UP_BASE 0x60000000
13 #define NV_PA_TMRUS_BASE 0x60005010
14 #define NV_PA_CLK_RST_BASE 0x60006000
15 #define NV_PA_FLOW_BASE 0x60007000
16 #define NV_PA_GPIO_BASE 0x6000D000
17 #define NV_PA_EVP_BASE 0x6000F000
18 #define NV_PA_APB_MISC_BASE 0x70000000
19 #define NV_PA_APB_MISC_GP_BASE (NV_PA_APB_MISC_BASE + 0x0800)
20 #define NV_PA_APB_UARTA_BASE (NV_PA_APB_MISC_BASE + 0x6000)
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dspear310.dtsi15 ranges = <0x40000000 0x40000000 0x10000000
16 0xb0000000 0xb0000000 0x10000000
17 0xd0000000 0xd0000000 0x30000000>;
21 reg = <0xb4000000 0x1000>;
29 reg = <0x44000000 0x1000 /* FSMC Register */
30 0x40000000 0x0010 /* NAND Base DATA */
31 0x40020000 0x0010 /* NAND Base ADDR */
32 0x40010000 0x0010>; /* NAND Base CMD */
37 shirq: interrupt-controller@0xb4000000 {
39 reg = <0xb4000000 0x1000>;
[all …]
H A Dmps2.dtsi53 #clock-cells = <0>;
59 #clock-cells = <0>;
65 #clock-cells = <0>;
71 #clock-cells = <0>;
77 #clock-cells = <0>;
84 #clock-cells = <0>;
92 #clock-cells = <0>;
100 #clock-cells = <0>;
108 #clock-cells = <0>;
116 #clock-cells = <0>;
[all …]
H A Dstm32f7-pinctrl.dtsi15 ranges = <0 0x40020000 0x3000>;
17 st,syscfg = <&syscfg 0x8>;
25 reg = <0x0 0x400>;
26 clocks = <&rcc 0 STM32F7_AHB1_CLOCK(GPIOA)>;
35 reg = <0x400 0x400>;
36 clocks = <&rcc 0 STM32F7_AHB1_CLOCK(GPIOB)>;
45 reg = <0x800 0x400>;
46 clocks = <&rcc 0 STM32F7_AHB1_CLOCK(GPIOC)>;
55 reg = <0xc00 0x400>;
56 clocks = <&rcc 0 STM32F7_AHB1_CLOCK(GPIOD)>;
[all …]
H A Dstm32h743.dtsi54 #clock-cells = <0>;
56 clock-frequency = <0>;
60 #clock-cells = <0>;
66 #clock-cells = <0>;
68 clock-frequency = <0>;
75 reg = <0x40000c00 0x400>;
82 #size-cells = <0>;
84 reg = <0x40002400 0x400>;
95 trigger@0 {
97 reg = <0>;
[all …]
H A Dstm32f4-pinctrl.dtsi51 ranges = <0 0x40020000 0x3000>;
53 st,syscfg = <&syscfg 0x8>;
61 reg = <0x0 0x400>;
62 clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>;
71 reg = <0x400 0x400>;
72 clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>;
81 reg = <0x800 0x400>;
82 clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>;
91 reg = <0xc00 0x400>;
92 clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>;
[all …]
H A Dvfxxx.dtsi33 #clock-cells = <0>;
39 #clock-cells = <0>;
46 offset = <0x0>;
47 mask = <0x1000>;
66 reg = <0x40000000 0x00070000>;
71 reg = <0x40001000 0x800>;
76 reg = <0x40001800 0x400>;
85 reg = <0x40018000 0x2000>,
86 <0x40024000 0x1000>,
87 <0x40025000 0x1000>;
[all …]
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/pinctrl/
H A Dst,stm32-pinctrl.txt26 - 0 for active high
49 ranges = <0 0x40020000 0x3000>;
55 reg = <0x0 0x400>;
56 resets = <&reset_ahb1 0>;
83 - port: The gpio port index (PA = 0, PB = 1, ..., PK = 11)
84 - line: The line offset within the port (PA0 = 0, PA1 = 1, ..., PA15 = 15)
86 * 0 : GPIO IN
87 * 1 : Alternate Function 0
106 < 0 > : Low speed
115 usart1_pins_a: usart1@0 {
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/
H A Dst,stm32-pinctrl.yaml46 - The field mask of IRQ mux, needed if different of 0xf.
57 '^gpio@[0-9a-f]*$':
103 minimum: 0
113 '-[0-9]*$':
132 - port: The gpio port index (PA = 0, PB = 1, ..., PK = 11)
133 - line: The line offset within the port (PA0 = 0, PA1 = 1, ..., PA15 = 15)
135 * 0 : GPIO
136 * 1 : Alternate Function 0
175 0: Low speed
180 enum: [0, 1, 2, 3]
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Dstm32f746.dtsi56 #clock-cells = <0>;
58 clock-frequency = <0>;
66 reg = <0x40028000 0x8000>;
78 reg = <0xA0000000 0x1000>;
79 clocks = <&rcc 0 STM32F7_AHB3_CLOCK(FMC)>;
86 #size-cells = <0>;
87 reg = <0xA0001000 0x1000>, <0x90000000 0x10000000>;
91 clocks = <&rcc 0 STM32F7_AHB3_CLOCK(QSPI)>;
96 reg = <0x40011000 0x400>;
98 clocks = <&rcc 0 STM32F7_APB2_CLOCK(USART1)>;
[all …]
/OK3568_Linux_fs/kernel/arch/m68k/ifpsp060/
H A Dfpsp.sa1 .long 0x60ff0000,0x17400000,0x60ff0000,0x15f40000
2 .long 0x60ff0000,0x02b60000,0x60ff0000,0x04700000
3 .long 0x60ff0000,0x1b100000,0x60ff0000,0x19aa0000
4 .long 0x60ff0000,0x1b5a0000,0x60ff0000,0x062e0000
5 .long 0x60ff0000,0x102c0000,0x51fc51fc,0x51fc51fc
6 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
7 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
8 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
9 .long 0x2f00203a,0xff2c487b,0x0930ffff,0xfef8202f
10 .long 0x00044e74,0x00042f00,0x203afef2,0x487b0930
[all …]
/OK3568_Linux_fs/kernel/drivers/ata/
H A Dahci_tegra.c27 #define SATA_CONFIGURATION_0 0x180
28 #define SATA_CONFIGURATION_0_EN_FPCI BIT(0)
31 #define SCFG_OFFSET 0x1000
33 #define T_SATA0_CFG_1 0x04
34 #define T_SATA0_CFG_1_IO_SPACE BIT(0)
39 #define T_SATA0_CFG_9 0x24
40 #define T_SATA0_CFG_9_BASE_ADDRESS 0x40020000
42 #define SATA_FPCI_BAR5 0x94
43 #define SATA_FPCI_BAR5_START_MASK (0xfffffff << 4)
44 #define SATA_FPCI_BAR5_START (0x0040020 << 4)
[all …]
/OK3568_Linux_fs/u-boot/drivers/net/
H A Dzynq_gem.c33 #define ZYNQ_GEM_PHYMNTNC_OP_MASK 0x40020000 /* operation mask bits */
34 #define ZYNQ_GEM_PHYMNTNC_OP_R_MASK 0x20000000 /* read operation */
35 #define ZYNQ_GEM_PHYMNTNC_OP_W_MASK 0x10000000 /* write operation */
39 #define ZYNQ_GEM_RXBUF_EOF_MASK 0x00008000 /* End of frame. */
40 #define ZYNQ_GEM_RXBUF_SOF_MASK 0x00004000 /* Start of frame. */
41 #define ZYNQ_GEM_RXBUF_LEN_MASK 0x00003FFF /* Mask for length field */
43 #define ZYNQ_GEM_RXBUF_WRAP_MASK 0x00000002 /* Wrap bit, last BD */
44 #define ZYNQ_GEM_RXBUF_NEW_MASK 0x00000001 /* Used bit.. */
45 #define ZYNQ_GEM_RXBUF_ADD_MASK 0xFFFFFFFC /* Mask for address */
48 #define ZYNQ_GEM_TXBUF_WRAP_MASK 0x40000000
[all …]
/OK3568_Linux_fs/kernel/arch/m68k/ifpsp060/src/
H A Dfplsp.S37 short 0x0000
39 short 0x0000
41 short 0x0000
44 short 0x0000
46 short 0x0000
48 short 0x0000
51 short 0x0000
53 short 0x0000
55 short 0x0000
58 short 0x0000
[all …]
H A Dfpsp.S43 set _off_bsun, 0x00
44 set _off_snan, 0x04
45 set _off_operr, 0x08
46 set _off_ovfl, 0x0c
47 set _off_unfl, 0x10
48 set _off_dz, 0x14
49 set _off_inex, 0x18
50 set _off_fline, 0x1c
51 set _off_fpu_dis, 0x20
52 set _off_trap, 0x24
[all …]
H A Dpfpsp.S42 set _off_bsun, 0x00
43 set _off_snan, 0x04
44 set _off_operr, 0x08
45 set _off_ovfl, 0x0c
46 set _off_unfl, 0x10
47 set _off_dz, 0x14
48 set _off_inex, 0x18
49 set _off_fline, 0x1c
50 set _off_fpu_dis, 0x20
51 set _off_trap, 0x24
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8822cs/hal/phydm/rtl8822c/
H A Dhalhwimg8822c_bb.c30 #define CUT_DONT_CARE 0xf
31 #define RFE_DONT_CARE 0xff
32 #define PARA_IF 0x8
33 #define PARA_ELSE_IF 0x9
34 #define PARA_ELSE 0xa
35 #define PARA_END 0xb
36 #define PARA_CHK 0x4
47 u32 cut_para = 0, rfe_para = 0; in halbb_sel_headline()
48 u32 compare_target = 0; in halbb_sel_headline()
49 u32 cut_max = 0; in halbb_sel_headline()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/realtek/rtw88/
H A Drtw8822c_table.c16 0x80000015, 0x00000000, 0x40000000, 0x00000000,
17 0x1D90, 0x300001FF,
18 0x1D90, 0x300101FE,
19 0x1D90, 0x300201FD,
20 0x1D90, 0x300301FC,
21 0x1D90, 0x300401FB,
22 0x1D90, 0x300501FA,
23 0x1D90, 0x300601F9,
24 0x1D90, 0x300701F8,
25 0x1D90, 0x300801F7,
[all …]