Home
last modified time | relevance | path

Searched +full:0 +full:x31000 (Results 1 – 25 of 26) sorted by relevance

12

/OK3568_Linux_fs/u-boot/doc/
H A DREADME.sdp51 0x1b67:0x4fff, mx6_usb_sdp_spl.conf
56 hid,uboot_header,1024,0x910000,0x10000000,1G,0x00900000,0x40000
72 hid,1024,0x10000000,1G,0x00907000,0x31000
73 full.itb:load 0x12100000
74 boot.scr:load 0x12000000,jump 0x12000000
80 0x15a2:0x0061, mx6_usb_rom.conf, 0x1b67:0x4fff, mx6_usb_sdp_spl.conf
88 hid,1024,0x910000,0x10000000,1G,0x00900000,0x40000
94 hid,uboot_header,1024,0x10000000,1G,0x00907000,0x31000
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/reset/
H A Dqcom,aoss-reset.yaml45 reg = <0xc2a0000 0x31000>;
/OK3568_Linux_fs/kernel/arch/arm/include/debug/
H A Dsti.S9 #define STIH41X_COMMS_BASE 0xfed00000
10 #define STIH41X_ASC2_BASE (STIH41X_COMMS_BASE+0x32000)
12 #define STIH41X_SBC_LPM_BASE 0xfe400000
13 #define STIH41X_SBC_COMMS_BASE (STIH41X_SBC_LPM_BASE + 0x100000)
14 #define STIH41X_SBC_ASC1_BASE (STIH41X_SBC_COMMS_BASE + 0x31000)
17 #define VIRT_ADDRESS(x) (x - 0x1000000)
31 #define ASC_TX_BUF_OFF 0x04
32 #define ASC_CTRL_OFF 0x0c
33 #define ASC_STA_OFF 0x14
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drda8810pl.dtsi19 #size-cells = <0>;
21 cpu@0 {
24 reg = <0x0>;
30 reg = <0x100000 0x10000>;
40 ranges = <0x0 0x10000000 0xfffffff>;
44 reg = <0x1a08000 0x1000>;
55 ranges = <0x0 0x20800000 0x100000>;
57 intc: interrupt-controller@0 {
59 reg = <0x0 0x1000>;
69 ranges = <0x0 0x20900000 0x100000>;
[all …]
H A Dbcm-hr2.dtsi45 #size-cells = <0>;
47 cpu0: cpu@0 {
51 reg = <0x0>;
64 ranges = <0x00000000 0x19000000 0x00023000>;
68 a9pll: arm_clk@0 {
69 #clock-cells = <0>;
72 reg = <0x0 0x1000>;
77 reg = <0x20200 0x100>;
84 reg = <0x20600 0x20>;
92 reg = <0x20620 0x20>;
[all …]
H A Domap2430.dtsi21 ranges = <0 0x49000000 0x31000>;
25 reg = <0x6000 0x1000>;
29 #size-cells = <0>;
38 reg = <0x2000 0x1000>;
42 ranges = <0 0x2000 0x1000>;
47 reg = <0x30 0x0154>;
49 #size-cells = <0>;
52 pinctrl-single,function-mask = <0x3f>;
58 reg = <0x270 0x240>;
61 ranges = <0 0x270 0x240>;
[all …]
H A Dbcm-nsp.dtsi54 #size-cells = <0>;
56 cpu0: cpu@0 {
60 reg = <0x0>;
68 secondary-boot-reg = <0xffff0fec>;
69 reg = <0x1>;
82 ranges = <0x00000000 0x19000000 0x00023000>;
86 a9pll: arm_clk@0 {
87 #clock-cells = <0>;
90 reg = <0x00000 0x1000>;
95 reg = <0x20200 0x100>;
[all …]
H A Dam33xx-l4.dtsi1 &l4_wkup { /* 0x44c00000 */
3 reg = <0x44c00000 0x800>,
4 <0x44c00800 0x800>,
5 <0x44c01000 0x400>,
6 <0x44c01400 0x400>;
10 ranges = <0x00000000 0x44c00000 0x100000>, /* segment 0 */
11 <0x00100000 0x44d00000 0x100000>, /* segment 1 */
12 <0x00200000 0x44e00000 0x100000>; /* segment 2 */
14 segment@0 { /* 0x44c00000 */
18 ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
[all …]
H A Dam437x-l4.dtsi1 &l4_wkup { /* 0x44c00000 */
3 reg = <0x44c00000 0x800>,
4 <0x44c00800 0x800>,
5 <0x44c01000 0x400>,
6 <0x44c01400 0x400>;
10 ranges = <0x00000000 0x44c00000 0x100000>, /* segment 0 */
11 <0x00100000 0x44d00000 0x100000>, /* segment 1 */
12 <0x00200000 0x44e00000 0x100000>; /* segment 2 */
14 segment@0 { /* 0x44c00000 */
18 ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-orion5x/
H A Dlowlevel_init.S18 #define SDRAM_CONFIG 0x3148400
19 #define SDRAM_MODE 0x62
20 #define SDRAM_CONTROL 0x4041000
21 #define SDRAM_TIME_CTRL_LOW 0x11602220
22 #define SDRAM_TIME_CTRL_HI 0x40c
23 #define SDRAM_OPEN_PAGE_EN 0x0
25 #define SDRAM_BANK0_SIZE 0x3ff0001
26 #define SDRAM_ADDR_CTRL 0x10
28 #define SDRAM_OP_NOP 0x05
29 #define SDRAM_OP_SETMODE 0x03
[all …]
/OK3568_Linux_fs/kernel/drivers/rapidio/switches/
H A Didt_gen3.c18 #define RIO_EM_PW_STAT 0x40020
19 #define RIO_PW_CTL 0x40204
20 #define RIO_PW_CTL_PW_TMR 0xffffff00
21 #define RIO_PW_ROUTE 0x40208
23 #define RIO_EM_DEV_INT_EN 0x40030
25 #define RIO_PLM_SPx_IMP_SPEC_CTL(x) (0x10100 + (x)*0x100)
26 #define RIO_PLM_SPx_IMP_SPEC_CTL_SOFT_RST 0x02000000
28 #define RIO_PLM_SPx_PW_EN(x) (0x10118 + (x)*0x100)
29 #define RIO_PLM_SPx_PW_EN_OK2U 0x40000000
30 #define RIO_PLM_SPx_PW_EN_LINIT 0x10000000
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a23.c36 .para1 = 0, /* not used (only used when tpr13 bit 31 is set */
37 .para2 = 0, /* not used (only used when tpr13 bit 31 is set */
41 .mr3 = 0,
43 .tpr0 = 0x2ab83def,
44 .tpr1 = 0x18082356,
45 .tpr2 = 0x00034156,
46 .tpr3 = 0x448c5533,
47 .tpr4 = 0x08010d00,
48 .tpr5 = 0x0340b20f,
49 .tpr6 = 0x20d118cc,
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/intersil/orinoco/
H A Dhw.c34 {110, 1, 3, 15}, /* Entry 0 is the default */
35 {10, 0, 1, 1},
37 {20, 0, 2, 2},
39 {55, 0, 4, 4},
41 {110, 0, 5, 8},
52 if (nic_id->id < 0x8000) in determine_firmware_type()
54 else if (nic_id->id == 0x8000 && nic_id->major == 0) in determine_firmware_type()
96 *hw_ver = (((nic_id.id & 0xff) << 24) | in determine_fw_capabilities()
97 ((nic_id.variant & 0xff) << 16) | in determine_fw_capabilities()
98 ((nic_id.major & 0xff) << 8) | in determine_fw_capabilities()
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/fsl/
H A Dt1023si-post.dtsi39 alloc-ranges = <0 0 0x10000 0>;
44 alloc-ranges = <0 0 0x10000 0>;
49 alloc-ranges = <0 0 0x10000 0>;
56 interrupts = <25 2 0 0>;
64 bus-range = <0x0 0xff>;
65 interrupts = <20 2 0 0>;
67 pcie@0 {
68 reg = <0 0 0 0 0>;
73 interrupts = <20 2 0 0>;
74 interrupt-map-mask = <0xf800 0 0 7>;
[all …]
H A Db4si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x200000 */
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
66 pcie@0 {
71 reg = <0 0 0 0 0>;
72 interrupts = <20 2 0 0>;
[all …]
H A Dt1040si-post.dtsi39 alloc-ranges = <0 0 0x10000 0>;
44 alloc-ranges = <0 0 0x10000 0>;
49 alloc-ranges = <0 0 0x10000 0>;
56 interrupts = <25 2 0 0>;
64 bus-range = <0x0 0xff>;
65 interrupts = <20 2 0 0>;
67 pcie@0 {
68 reg = <0 0 0 0 0>;
73 interrupts = <20 2 0 0>;
74 interrupt-map-mask = <0xf800 0 0 7>;
[all …]
H A Dt2081si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x240000 */
59 compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
66 pcie@0 {
67 reg = <0 0 0 0 0>;
[all …]
H A Dt4240si-post.dtsi37 alloc-ranges = <0 0 0x10000 0>;
42 alloc-ranges = <0 0 0x10000 0>;
47 alloc-ranges = <0 0 0x10000 0>;
54 interrupts = <25 2 0 0>;
57 /* controller at 0x240000 */
59 compatible = "fsl,t4240-pcie", "fsl,qoriq-pcie-v3.0";
63 bus-range = <0x0 0xff>;
64 interrupts = <20 2 0 0>;
65 pcie@0 {
70 reg = <0 0 0 0 0>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/qcom/
H A Dsc7180.dtsi60 #clock-cells = <0>;
66 #clock-cells = <0>;
76 reg = <0x0 0x80000000 0x0 0x600000>;
81 reg = <0x0 0x80600000 0x0 0x200000>;
86 reg = <0x0 0x80800000 0x0 0x20000>;
91 reg = <0x0 0x80820000 0x0 0x20000>;
97 reg = <0x0 0x808ff000 0x0 0x1000>;
102 reg = <0x0 0x80900000 0x0 0x200000>;
107 reg = <0x0 0x80b00000 0x0 0x3900000>;
113 reg = <0x0 0x84400000 0x0 0x200000>;
[all …]
H A Dsdm845.dtsi73 reg = <0 0x80000000 0 0>;
82 reg = <0 0x85700000 0 0x600000>;
87 reg = <0 0x85e00000 0 0x100000>;
92 reg = <0 0x85fc0000 0 0x20000>;
98 reg = <0x0 0x85fe0000 0 0x20000>;
103 reg = <0x0 0x86000000 0 0x200000>;
108 reg = <0 0x86200000 0 0x2d00000>;
114 reg = <0 0x88f00000 0 0x200000>;
122 reg = <0 0x8ab00000 0 0x1400000>;
127 reg = <0 0x8bf00000 0 0x500000>;
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/qcom/
H A Dgcc-msm8916.c46 { P_XO, 0 },
56 { P_XO, 0 },
68 { P_XO, 0 },
82 { P_XO, 0 },
94 { P_XO, 0 },
104 { P_XO, 0 },
118 { P_XO, 0 },
130 { P_XO, 0, },
140 { P_XO, 0 },
152 { P_XO, 0 },
[all …]
H A Dgcc-msm8996.c50 { P_XO, 0 },
60 { P_XO, 0 },
70 { P_XO, 0 },
82 { P_XO, 0 },
94 { P_XO, 0 },
106 { P_XO, 0 },
120 { P_XO, 0 },
134 { P_XO, 0 },
152 { P_XO, 0 },
183 .offset = 0x00000,
[all …]
H A Dgcc-msm8939.c54 .l_reg = 0x21004,
55 .m_reg = 0x21008,
56 .n_reg = 0x2100c,
57 .config_reg = 0x21010,
58 .mode_reg = 0x21000,
59 .status_reg = 0x2101c,
72 .enable_reg = 0x45000,
73 .enable_mask = BIT(0),
85 .l_reg = 0x20004,
86 .m_reg = 0x20008,
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h29 #define CCSRAR_C 0x80000000 /* Commit */
38 u8 res3[0xbd4];
45 u8 res35[0x204];
58 u32 lawbar0; /* Local Access Window 0 Base Addr */
60 u32 lawar0; /* Local Access Window 0 Attrs */
118 #define DDR_EOR_RD_BDW_OPT_DIS 0x80000000 /* Read BDW Opt. disable */
119 #define DDR_EOR_ADDR_HASH_EN 0x40000000 /* Address hash enabled */
178 u32 csmode[4]; /* 0x2c: sSPI CS0/1/2/3 mode */
179 u8 res2[4048]; /* fill up to 0x1000 */
192 u32 potar0; /* PCIX Outbound Transaction Addr 0 */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_dump.h22 #define DRV_DUMP_XSTORM_WAITP_ADDRESS 0x2b8a80
23 #define DRV_DUMP_TSTORM_WAITP_ADDRESS 0x1b8a80
24 #define DRV_DUMP_USTORM_WAITP_ADDRESS 0x338a80
25 #define DRV_DUMP_CSTORM_WAITP_ADDRESS 0x238a80
45 #define BNX2X_DUMP_VERSION 0x61111111
65 static const u32 page_vals_e2[] = {0, 128};
68 {0x58000, 4608, DUMP_CHIP_E2, 0x30}
74 static const u32 page_vals_e3[] = {0, 128};
77 {0x58000, 4608, DUMP_CHIP_E3A0 | DUMP_CHIP_E3B0, 0x30}
81 { 0x2000, 1, 0x1f, 0xfff},
[all …]

12