Home
last modified time | relevance | path

Searched +full:0 +full:x01000 (Results 1 – 25 of 115) sorted by relevance

12345

/OK3568_Linux_fs/kernel/drivers/mtd/chips/
H A Djedec_probe.c26 #define AM29DL800BB 0x22CB
27 #define AM29DL800BT 0x224A
29 #define AM29F800BB 0x2258
30 #define AM29F800BT 0x22D6
31 #define AM29LV400BB 0x22BA
32 #define AM29LV400BT 0x22B9
33 #define AM29LV800BB 0x225B
34 #define AM29LV800BT 0x22DA
35 #define AM29LV160DT 0x22C4
36 #define AM29LV160DB 0x2249
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_cfg.c22 0,
35 .base = { 0x00500, 0x00600, 0x00700, 0x00800, 0x00900 },
36 .flush_hw_mask = 0x0003ffff,
40 .base = { 0x01100, 0x01500, 0x01900 },
45 0,
49 .base = { 0x01d00, 0x02100, 0x02500 },
53 0,
57 .base = { 0x02900, 0x02d00 },
60 0,
64 .base = { 0x03100, 0x03500, 0x03900, 0x03d00, 0x04100 },
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/mediatek/mt76/mt7615/
H A Dmmio.c12 [MT_TOP_CFG_BASE] = 0x01000,
13 [MT_HW_BASE] = 0x01000,
14 [MT_PCIE_REMAP_2] = 0x02504,
15 [MT_ARB_BASE] = 0x20c00,
16 [MT_HIF_BASE] = 0x04000,
17 [MT_CSR_BASE] = 0x07000,
18 [MT_PLE_BASE] = 0x08000,
19 [MT_PSE_BASE] = 0x0c000,
20 [MT_CFG_BASE] = 0x20200,
21 [MT_AGG_BASE] = 0x20a00,
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-orion5x/
H A Dlowlevel_init.S18 #define SDRAM_CONFIG 0x3148400
19 #define SDRAM_MODE 0x62
20 #define SDRAM_CONTROL 0x4041000
21 #define SDRAM_TIME_CTRL_LOW 0x11602220
22 #define SDRAM_TIME_CTRL_HI 0x40c
23 #define SDRAM_OPEN_PAGE_EN 0x0
25 #define SDRAM_BANK0_SIZE 0x3ff0001
26 #define SDRAM_ADDR_CTRL 0x10
28 #define SDRAM_OP_NOP 0x05
29 #define SDRAM_OP_SETMODE 0x03
[all …]
/OK3568_Linux_fs/kernel/tools/arch/alpha/include/uapi/asm/
H A Dmman.h13 #define MADV_NORMAL 0
19 #define MAP_ANONYMOUS 0x10
20 #define MAP_DENYWRITE 0x02000
21 #define MAP_EXECUTABLE 0x04000
22 #define MAP_FILE 0
23 #define MAP_FIXED 0x100
24 #define MAP_GROWSDOWN 0x01000
25 #define MAP_HUGETLB 0x100000
26 #define MAP_LOCKED 0x08000
27 #define MAP_NONBLOCK 0x40000
[all …]
/OK3568_Linux_fs/kernel/drivers/media/rc/
H A Dir-rc5-decoder.c50 return 0; in ir_rc5_decode()
61 return 0; in ir_rc5_decode()
88 return 0; in ir_rc5_decode()
117 return 0; in ir_rc5_decode()
119 xdata = (data->bits & 0x0003F) >> 0; in ir_rc5_decode()
120 command = (data->bits & 0x00FC0) >> 6; in ir_rc5_decode()
121 system = (data->bits & 0x1F000) >> 12; in ir_rc5_decode()
122 toggle = (data->bits & 0x20000) ? 1 : 0; in ir_rc5_decode()
123 command += (data->bits & 0x40000) ? 0 : 0x40; in ir_rc5_decode()
132 return 0; in ir_rc5_decode()
[all …]
/OK3568_Linux_fs/kernel/include/uapi/linux/
H A Ddm-user.h21 #define DM_USER_REQ_MAP_READ 0
35 #define DM_USER_REQ_MAP_FLAG_FAILFAST_DEV 0x00001
36 #define DM_USER_REQ_MAP_FLAG_FAILFAST_TRANSPORT 0x00002
37 #define DM_USER_REQ_MAP_FLAG_FAILFAST_DRIVER 0x00004
38 #define DM_USER_REQ_MAP_FLAG_SYNC 0x00008
39 #define DM_USER_REQ_MAP_FLAG_META 0x00010
40 #define DM_USER_REQ_MAP_FLAG_PRIO 0x00020
41 #define DM_USER_REQ_MAP_FLAG_NOMERGE 0x00040
42 #define DM_USER_REQ_MAP_FLAG_IDLE 0x00080
43 #define DM_USER_REQ_MAP_FLAG_INTEGRITY 0x00100
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mfd/
H A Dmfd.txt29 the child's base address to 0, the physical address within parent's address
42 reg = <0x01000 0x1000>;
46 offset = <0x08>;
47 mask = <0x01>;
/OK3568_Linux_fs/u-boot/arch/x86/include/asm/
H A Dlapic.h12 #define LAPIC_DEFAULT_BASE 0xfee00000
14 #define LAPIC_ID 0x020
15 #define LAPIC_LVR 0x030
17 #define LAPIC_TASKPRI 0x080
18 #define LAPIC_TPRI_MASK 0xff
20 #define LAPIC_RRR 0x0c0
22 #define LAPIC_SPIV 0x0f0
23 #define LAPIC_SPIV_ENABLE 0x100
25 #define LAPIC_ICR 0x300
26 #define LAPIC_DEST_SELF 0x40000
[all …]
/OK3568_Linux_fs/kernel/drivers/crypto/rockchip/
H A Drk_crypto_v2_reg.h11 #define CRYPTO_WRITE_MASK_ALL ((0xffffu << CRYPTO_WRITE_MASK_SHIFT))
16 #define CRYPTO_CLK_CTL 0x0000
17 #define CRYPTO_AUTO_CLKGATE_EN BIT(0)
19 #define CRYPTO_RST_CTL 0x0004
22 #define CRYPTO_SW_CC_RESET BIT(0)
25 #define CRYPTO_DMA_INT_EN 0x0008
32 #define CRYPTO_LIST_DONE_INT_EN BIT(0)
34 #define CRYPTO_DMA_INT_ST 0x000C
42 #define CRYPTO_LIST_DONE_INT_ST BIT(0)
45 #define CRYPTO_DMA_CTL 0x0010
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/include/bits/
H A Dmman-map-flags-generic.h29 # define MAP_GROWSDOWN 0x00100 /* Stack-like segment. */
30 # define MAP_DENYWRITE 0x00800 /* ETXTBSY. */
31 # define MAP_EXECUTABLE 0x01000 /* Mark it as an executable. */
32 # define MAP_LOCKED 0x02000 /* Lock the mapping. */
33 # define MAP_NORESERVE 0x04000 /* Don't check for reservations. */
34 # define MAP_POPULATE 0x08000 /* Populate (prefault) pagetables. */
35 # define MAP_NONBLOCK 0x10000 /* Do not block on IO. */
36 # define MAP_STACK 0x20000 /* Allocation is for a stack. */
37 # define MAP_HUGETLB 0x40000 /* Create huge page mapping. */
38 # define MAP_SYNC 0x80000 /* Perform synchronous page
[all …]
H A Ddlfcn.h24 #define RTLD_LAZY 0x00001 /* Lazy function call binding. */
25 #define RTLD_NOW 0x00002 /* Immediate function call binding. */
26 #define RTLD_BINDING_MASK 0x3 /* Mask of binding time value. */
27 #define RTLD_NOLOAD 0x00004 /* Do not load the object. */
28 #define RTLD_DEEPBIND 0x00008 /* Use deep binding. */
33 #define RTLD_GLOBAL 0x00100
38 #define RTLD_LOCAL 0
41 #define RTLD_NODELETE 0x01000
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/aarch64-none-linux-gnu/libc/usr/include/bits/
H A Dmman-map-flags-generic.h29 # define MAP_GROWSDOWN 0x00100 /* Stack-like segment. */
30 # define MAP_DENYWRITE 0x00800 /* ETXTBSY. */
31 # define MAP_EXECUTABLE 0x01000 /* Mark it as an executable. */
32 # define MAP_LOCKED 0x02000 /* Lock the mapping. */
33 # define MAP_NORESERVE 0x04000 /* Don't check for reservations. */
34 # define MAP_POPULATE 0x08000 /* Populate (prefault) pagetables. */
35 # define MAP_NONBLOCK 0x10000 /* Do not block on IO. */
36 # define MAP_STACK 0x20000 /* Allocation is for a stack. */
37 # define MAP_HUGETLB 0x40000 /* Create huge page mapping. */
38 # define MAP_SYNC 0x80000 /* Perform synchronous page
[all …]
H A Ddlfcn.h24 #define RTLD_LAZY 0x00001 /* Lazy function call binding. */
25 #define RTLD_NOW 0x00002 /* Immediate function call binding. */
26 #define RTLD_BINDING_MASK 0x3 /* Mask of binding time value. */
27 #define RTLD_NOLOAD 0x00004 /* Do not load the object. */
28 #define RTLD_DEEPBIND 0x00008 /* Use deep binding. */
33 #define RTLD_GLOBAL 0x00100
38 #define RTLD_LOCAL 0
41 #define RTLD_NODELETE 0x01000
/OK3568_Linux_fs/u-boot/include/
H A Dmpc86xx.h12 #define EXC_OFF_SYS_RESET 0x0100 /* System reset offset */
19 #define GUTS_SVR (CONFIG_SYS_CCSRBAR + 0xE00A4)
20 #define MCM_ABCR (CONFIG_SYS_CCSRBAR + 0x01000)
21 #define MCM_DBCR (CONFIG_SYS_CCSRBAR + 0x01008)
28 #define L2CR_L2E 0x80000000 /* bit 0 - enable */
29 #define L2CR_L2PE 0x40000000 /* bit 1 - data parity */
30 #define L2CR_L2I 0x00200000 /* bit 10 - global invalidate bit */
31 #define L2CR_L2CTL 0x00100000 /* bit 11 - l2 ram control */
32 #define L2CR_L2DO 0x00010000 /* bit 15 - data-only mode */
33 #define L2CR_REP 0x00001000 /* bit 19 - l2 replacement alg */
[all …]
H A Dtsec.h24 #define TSEC_SIZE 0x40000
25 #define TSEC_MDIO_OFFSET 0x40000
27 #define TSEC_SIZE 0x01000
28 #define TSEC_MDIO_OFFSET 0x01000
31 #define CONFIG_SYS_MDIO_BASE_ADDR (MDIO_BASE_ADDR + 0x520)
78 #define TBI_CR 0x00
79 #define TBI_SR 0x01
80 #define TBI_ANA 0x04
81 #define TBI_ANLPBPA 0x05
82 #define TBI_ANEX 0x06
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/include/asm/
H A Dmpic.h14 #define MPIC_GREG_BASE 0x01000
16 #define MPIC_GREG_FEATURE_0 0x00000
17 #define MPIC_GREG_FEATURE_LAST_SRC_MASK 0x07ff0000
19 #define MPIC_GREG_FEATURE_LAST_CPU_MASK 0x00001f00
21 #define MPIC_GREG_FEATURE_VERSION_MASK 0xff
22 #define MPIC_GREG_FEATURE_1 0x00010
23 #define MPIC_GREG_GLOBAL_CONF_0 0x00020
24 #define MPIC_GREG_GCONF_RESET 0x80000000
27 * 0b00 = pass through (interrupts routed to IRQ0)
28 * 0b01 = Mixed mode
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/intel/ixgbevf/
H A Dregs.h7 #define IXGBE_VFCTRL 0x00000
8 #define IXGBE_VFSTATUS 0x00008
9 #define IXGBE_VFLINKS 0x00010
10 #define IXGBE_VFFRTIMER 0x00048
11 #define IXGBE_VFRXMEMWRAP 0x03190
12 #define IXGBE_VTEICR 0x00100
13 #define IXGBE_VTEICS 0x00104
14 #define IXGBE_VTEIMS 0x00108
15 #define IXGBE_VTEIMC 0x0010C
16 #define IXGBE_VTEIAC 0x00110
[all …]
/OK3568_Linux_fs/kernel/drivers/block/
H A Dumem.h18 #define MEMCTRLSTATUS_MAGIC 0x00
19 #define MM_MAGIC_VALUE (unsigned char)0x59
21 #define MEMCTRLSTATUS_BATTERY 0x04
22 #define BATTERY_1_DISABLED 0x01
23 #define BATTERY_1_FAILURE 0x02
24 #define BATTERY_2_DISABLED 0x04
25 #define BATTERY_2_FAILURE 0x08
27 #define MEMCTRLSTATUS_MEMORY 0x07
28 #define MEM_128_MB 0xfe
29 #define MEM_256_MB 0xfc
[all …]
/OK3568_Linux_fs/kernel/arch/mips/include/asm/netlogic/xlr/
H A Diomap.h38 #define DEFAULT_NETLOGIC_IO_BASE CKSEG1ADDR(0x1ef00000)
39 #define NETLOGIC_IO_DDR2_CHN0_OFFSET 0x01000
40 #define NETLOGIC_IO_DDR2_CHN1_OFFSET 0x02000
41 #define NETLOGIC_IO_DDR2_CHN2_OFFSET 0x03000
42 #define NETLOGIC_IO_DDR2_CHN3_OFFSET 0x04000
43 #define NETLOGIC_IO_PIC_OFFSET 0x08000
44 #define NETLOGIC_IO_UART_0_OFFSET 0x14000
45 #define NETLOGIC_IO_UART_1_OFFSET 0x15100
47 #define NETLOGIC_IO_SIZE 0x1000
49 #define NETLOGIC_IO_BRIDGE_OFFSET 0x00000
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddisplay2.h95 u8 res[0xc];
113 #define SUNXI_DE2_MUX0_BASE (SUNXI_DE2_BASE + 0x100000)
114 #define SUNXI_DE2_MUX1_BASE (SUNXI_DE2_BASE + 0x200000)
116 #define SUNXI_DE2_MUX_GLB_REGS 0x00000
117 #define SUNXI_DE2_MUX_BLD_REGS 0x01000
118 #define SUNXI_DE2_MUX_CHAN_REGS 0x02000
119 #define SUNXI_DE2_MUX_CHAN_SZ 0x1000
120 #define SUNXI_DE2_MUX_VSU_REGS 0x20000
121 #define SUNXI_DE2_MUX_GSU1_REGS 0x30000
122 #define SUNXI_DE2_MUX_GSU2_REGS 0x40000
[all …]
/OK3568_Linux_fs/kernel/arch/mips/include/asm/sgi/
H A Dheart.h24 #define HEART_XKPHYS_BASE ((void *)(IO_BASE | 0x000000000ff00000ULL))
47 * @__pad0: 0x0f40 bytes of padding -> next HEART register 0x01000.
49 * @__pad1: 0xeff8 bytes of padding -> next HEART register 0x10000.
56 * @__pad2: 0xffb8 bytes of padding -> next HEART register 0x20000.
58 * @__pad3: 0xfff8 bytes of padding -> next HEART register 0x30000.
60 * @__pad4: 0xfff8 bytes of padding -> next HEART register 0x40000.
62 * @__pad5: 0xfff8 bytes of padding -> next HEART register 0x50000.
64 * @__pad6: 0xfff8 bytes of padding -> next HEART register 0x60000.
79 struct ip30_heart_regs { /* 0x0ff00000 */
80 u64 mode; /* + 0x00000 */
[all …]
/OK3568_Linux_fs/u-boot/drivers/mtd/
H A Djedec_flash.c24 #define AM29DL800BB 0x22CB
25 #define AM29DL800BT 0x224A
27 #define AM29F400BB 0x22AB
28 #define AM29F800BB 0x2258
29 #define AM29F800BT 0x22D6
30 #define AM29LV400BB 0x22BA
31 #define AM29LV400BT 0x22B9
32 #define AM29LV800BB 0x225B
33 #define AM29LV800BT 0x22DA
34 #define AM29LV160DT 0x22C4
[all …]
/OK3568_Linux_fs/kernel/drivers/i2c/busses/
H A Di2c-efm32.c17 #define REG_CTRL 0x00
18 #define REG_CTRL_EN 0x00001
19 #define REG_CTRL_SLAVE 0x00002
20 #define REG_CTRL_AUTOACK 0x00004
21 #define REG_CTRL_AUTOSE 0x00008
22 #define REG_CTRL_AUTOSN 0x00010
23 #define REG_CTRL_ARBDIS 0x00020
24 #define REG_CTRL_GCAMEN 0x00040
25 #define REG_CTRL_CLHR__MASK 0x00300
26 #define REG_CTRL_BITO__MASK 0x03000
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189fs/hal/rtl8188f/
H A Drtl8188f_rf6052.c51 /*static RF_SHADOW_T RF_Shadow[RF6052_MAX_PATH][RF6052_MAX_REG] = {0}; */
80 RF_A_reg 0x18[11:10]=2'b11 in PHY_RF6052SetBandwidth8188F()
81 RF_A_reg 0x87=0x00065 in PHY_RF6052SetBandwidth8188F()
82 RF_A_reg 0x1c=0x00000 in PHY_RF6052SetBandwidth8188F()
83 RF_A_reg 0xDF=0x00140 in PHY_RF6052SetBandwidth8188F()
84 RF_A_reg 0x1b=0x00c6c (for SDIO) in PHY_RF6052SetBandwidth8188F()
85 RF_A_reg 0x1b=0x01c6c (for USB) in PHY_RF6052SetBandwidth8188F()
87 pHalData->RfRegChnlVal[0] = ((pHalData->RfRegChnlVal[0] & 0xfffff3ff) | BIT10 | BIT11); in PHY_RF6052SetBandwidth8188F()
88 …phy_set_rf_reg(Adapter, RF_PATH_A, 0x18, bRFRegOffsetMask, pHalData->RfRegChnlVal[0]); /* RF TRX_B… in PHY_RF6052SetBandwidth8188F()
90 …phy_set_rf_reg(Adapter, RF_PATH_A, 0x87, bRFRegOffsetMask, 0x00065); /* FILTER BW&RC Corner (ACPR)… in PHY_RF6052SetBandwidth8188F()
[all …]

12345