Home
last modified time | relevance | path

Searched defs:PLLE_SS_CNTL_SSCINCINTRV (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dclock.c651 #define PLLE_SS_CNTL_SSCINCINTRV(x) (((x) & 0x3f) << 24) macro
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dclock.c622 #define PLLE_SS_CNTL_SSCINCINTRV(x) (((x) & 0x3f) << 24) macro