Home
last modified time | relevance | path

Searched defs:PLLE_SS_CNTL_SSCINC (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dclock.c652 #define PLLE_SS_CNTL_SSCINC(x) (((x) & 0xff) << 16) macro
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dclock.c623 #define PLLE_SS_CNTL_SSCINC(x) (((x) & 0xff) << 16) macro
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/
H A Dclock.c1121 #define PLLE_SS_CNTL_SSCINC(x) (((x) & 0xff) << 16) macro
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c935 #define PLLE_SS_CNTL_SSCINC(x) (((x) & 0xff) << 16) macro