Home
last modified time | relevance | path

Searched defs:DVFSRC_DDR_QOS5 (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h119 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_vcorefs_reg.h142 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0x2FC) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.h289 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.h303 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_vcorefs_reg.h155 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0x2FC) macro