<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in board_config.h</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2025</copyright>
    <generator>Java</generator><item>
        <title>6c0c3a74dda68e7ffc8bd6c156918ddbfea7e03a - Merge changes from topic &quot;am62l-bl1&quot; into integration</title>
        <link>http://opengrok.muzhidianzi.cn:8080/history/rk3399_ARM-atf/plat/ti/k3low/include/board_config.h#6c0c3a74dda68e7ffc8bd6c156918ddbfea7e03a</link>
        <description>Merge changes from topic &quot;am62l-bl1&quot; into integration* changes:  feat(k3low): add BL1 platform definitions and integration for AM62L  feat(k3low): add AM62L DDR platform shim and EVM board config  feat(k3low): introduce Cadence LPDDR4 core driver for AM62L

            List of files:
            /rk3399_ARM-atf/plat/ti/k3low/include/board_config.h</description>
        <pubDate>Mon, 06 Apr 2026 16:08:45 +0000</pubDate>
        <dc:creator>Govindraj Raja &lt;govindraj.raja@arm.com&gt;</dc:creator>
    </item>
<item>
        <title>9527667d5b5e1abd373a34f5106bfdc67b87c752 - feat(k3low): add AM62L DDR platform shim and EVM board config</title>
        <link>http://opengrok.muzhidianzi.cn:8080/history/rk3399_ARM-atf/plat/ti/k3low/include/board_config.h#9527667d5b5e1abd373a34f5106bfdc67b87c752</link>
        <description>feat(k3low): add AM62L DDR platform shim and EVM board configRename the board directory from am62lx/ to am62lx-evm/ to reflect thespecific board variant, and introduce the EVM board configuration:- board_config.c: pad-mux initialisation for MAIN/WKUP UART0 pins,  verified against the AM62L TRM (SPRUJB4A p.3976).- board_def.h: board-level UART base and clock definitions.- board_config.h: shared header declaring board_init().Add the TI-authored AM62L DDRSS platform shim that wraps the Cadencedriver for this SoC:- am62l_ddrss.c / am62l_ddrss.h: PSC power sequencing and DDR  initialisation flow calling the Cadence CTL/PHY/PI APIs.- am62lx_ddr_config.c / am62lx_ddr_config.h: register data for the  AM62L DDRSS configuration.- am62lx_skevm_lp4_50_800.h: machine-generated SK-EVM LPDDR4 register  values produced by the SysConfig DDR tool v0.10.30. This file should  be regenerated via that tool if board or timing parameters change.New source files are intentionally unreferenced in platform.mk pendingthe BL1 integration patch.board.mk is introduced as a placeholder required by platform.mk&apos;sinclude directive for BL31 builds; BL1_SOURCES will be added in thenext patch when BL1 support is wired in.Change-Id: I8aff5eb1c2429646a701dc3b09821318bb6e73b9Signed-off-by: Hari Nagalla &lt;hnagalla@ti.com&gt;

            List of files:
            /rk3399_ARM-atf/plat/ti/k3low/include/board_config.h</description>
        <pubDate>Wed, 25 Mar 2026 02:39:28 +0000</pubDate>
        <dc:creator>Hari Nagalla &lt;hnagalla@ti.com&gt;</dc:creator>
    </item>
</channel>
</rss>
