//<MStar Software>
//******************************************************************************
// MStar Software
// Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
// All software, firmware and related documentation herein ("MStar Software") are
// intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
// law, including, but not limited to, copyright law and international treaties.
// Any use, modification, reproduction, retransmission, or republication of all
// or part of MStar Software is expressly prohibited, unless prior written
// permission has been granted by MStar.
//
// By accessing, browsing and/or using MStar Software, you acknowledge that you
// have read, understood, and agree, to be bound by below terms ("Terms") and to
// comply with all applicable laws and regulations:
//
// 1. MStar shall retain any and all right, ownership and interest to MStar
//    Software and any modification/derivatives thereof.
//    No right, ownership, or interest to MStar Software and any
//    modification/derivatives thereof is transferred to you under Terms.
//
// 2. You understand that MStar Software might include, incorporate or be
//    supplied together with third party`s software and the use of MStar
//    Software may require additional licenses from third parties.
//    Therefore, you hereby agree it is your sole responsibility to separately
//    obtain any and all third party right and license necessary for your use of
//    such third party`s software.
//
// 3. MStar Software and any modification/derivatives thereof shall be deemed as
//    MStar`s confidential information and you agree to keep MStar`s
//    confidential information in strictest confidence and not disclose to any
//    third party.
//
// 4. MStar Software is provided on an "AS IS" basis without warranties of any
//    kind. Any warranties are hereby expressly disclaimed by MStar, including
//    without limitation, any warranties of merchantability, non-infringement of
//    intellectual property rights, fitness for a particular purpose, error free
//    and in conformity with any international standard.  You agree to waive any
//    claim against MStar for any loss, damage, cost or expense that you may
//    incur related to your use of MStar Software.
//    In no event shall MStar be liable for any direct, indirect, incidental or
//    consequential damages, including without limitation, lost of profit or
//    revenues, lost or damage of data, and unauthorized system use.
//    You agree that this Section 4 shall still apply without being affected
//    even if MStar Software has been modified by MStar in accordance with your
//    request or instruction for your use, except otherwise agreed by both
//    parties in writing.
//
// 5. If requested, MStar may from time to time provide technical supports or
//    services in relation with MStar Software to you for your use of
//    MStar Software in conjunction with your or your customer`s product
//    ("Services").
//    You understand and agree that, except otherwise agreed by both parties in
//    writing, Services are provided on an "AS IS" basis and the warranty
//    disclaimer set forth in Section 4 above shall apply.
//
// 6. Nothing contained herein shall be construed as by implication, estoppels
//    or otherwise:
//    (a) conferring any license or right to use MStar name, trademark, service
//        mark, symbol or any other identification;
//    (b) obligating MStar or any of its affiliates to furnish any person,
//        including without limitation, you and your customers, any assistance
//        of any kind whatsoever, or any information; or
//    (c) conferring any license or right under any intellectual property right.
//
// 7. These terms shall be governed by and construed in accordance with the laws
//    of Taiwan, R.O.C., excluding its conflict of law rules.
//    Any and all dispute arising out hereof or related hereto shall be finally
//    settled by arbitration referred to the Chinese Arbitration Association,
//    Taipei in accordance with the ROC Arbitration Law and the Arbitration
//    Rules of the Association by three (3) arbitrators appointed in accordance
//    with the said Rules.
//    The place of arbitration shall be in Taipei, Taiwan and the language shall
//    be English.
//    The arbitration award shall be final and binding to both parties.
//
//******************************************************************************
//<MStar Software>

#ifndef _HAL_IRQTBL_H_
#define _HAL_IRQTBL_H_

#ifdef __cplusplus
extern "C"
{
#endif

#define E_INT_RESERVED   		        E_INT_IRQ_FIQ_NONE

#if defined(MSOS_TYPE_LINUX)
#ifdef CHIP_INT_SPI_MODE
#define CONFIG_IRQL_BASE_ADDRESS        0x00
#define CONFIG_IRQH_BASE_ADDRESS        0x10
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x20
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x30
#define CONFIG_FIQL_BASE_ADDRESS        0x40
#define CONFIG_FIQH_BASE_ADDRESS        0x50
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x60
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x70
#define CONFIG_IRQHYPL_BASE_ADDRESS     0x80
#define CONFIG_IRQHYPH_BASE_ADDRESS     0x90
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xA0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xB0
#define CONFIG_FIQHYPL_BASE_ADDRESS     0xC0
#define CONFIG_FIQHYPH_BASE_ADDRESS     0xD0
#define CONFIG_FIQHYPL_BASE_ADDRESS     0xE0
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xF0
#else
#define CONFIG_FIQL_BASE_ADDRESS        0x00
#define CONFIG_FIQH_BASE_ADDRESS        0x10
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x20
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x30
#define CONFIG_IRQL_BASE_ADDRESS        0x40
#define CONFIG_IRQH_BASE_ADDRESS        0x50
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x60
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x70
#define CONFIG_FIQHYPL_BASE_ADDRESS     0x80
#define CONFIG_FIQHYPH_BASE_ADDRESS     0x90
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xA0
#define CONFIG_FIQSUPH_BASE_ADDRESS     0xB0
#define CONFIG_IRQHYPL_BASE_ADDRESS     0xC0
#define CONFIG_IRQHYPH_BASE_ADDRESS     0xD0
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xE0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xF0
#endif

#elif defined(MSOS_TYPE_NOS) || defined(MSOS_TYPE_UCOS)
#define CONFIG_IRQL_BASE_ADDRESS        0x00
#define CONFIG_IRQH_BASE_ADDRESS        0x10
#define CONFIG_FIQL_BASE_ADDRESS        0x20
#define CONFIG_FIQH_BASE_ADDRESS        0x30
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x40
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x50
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x60
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x70
#define CONFIG_IRQHYPL_BASE_ADDRESS     0x80
#define CONFIG_IRQHYPH_BASE_ADDRESS     0x90
#define CONFIG_FIQHYPL_BASE_ADDRESS     0xA0
#define CONFIG_FIQHYPH_BASE_ADDRESS     0xB0
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xC0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xD0
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xE0
#define CONFIG_FIQSUPH_BASE_ADDRESS     0xF0

#elif defined(MSOS_TYPE_ECOS)
#define CONFIG_FIQL_BASE_ADDRESS        0x00
#define CONFIG_FIQH_BASE_ADDRESS        0x10
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x20
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x30
#define CONFIG_IRQL_BASE_ADDRESS        0x40
#define CONFIG_IRQH_BASE_ADDRESS        0x50
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x60
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x70
#define CONFIG_FIQHYPL_BASE_ADDRESS     0x80
#define CONFIG_FIQHYPH_BASE_ADDRESS     0x90
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xA0
#define CONFIG_FIQSUPH_BASE_ADDRESS     0xB0
#define CONFIG_IRQHYPL_BASE_ADDRESS     0xC0
#define CONFIG_IRQHYPH_BASE_ADDRESS     0xD0
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xE0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xF0


#elif defined(MSOS_TYPE_NUTTX)
#define CONFIG_IRQL_BASE_ADDRESS        0x00
#define CONFIG_IRQH_BASE_ADDRESS        0x10
#define CONFIG_FIQL_BASE_ADDRESS        0x20
#define CONFIG_FIQH_BASE_ADDRESS        0x30
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x40
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x50
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x60
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x70
#define CONFIG_IRQHYPL_BASE_ADDRESS     0x80
#define CONFIG_IRQHYPH_BASE_ADDRESS     0x90
#define CONFIG_FIQHYPL_BASE_ADDRESS     0xA0
#define CONFIG_FIQHYPH_BASE_ADDRESS     0xB0
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xC0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xD0
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xE0
#define CONFIG_FIQSUPH_BASE_ADDRESS     0xF0

#elif defined(MSOS_TYPE_LINUX_KERNEL)
// Interrupt Base definition needed to macth Kernel define ./arch/arm/arm-boards/napoli/chip_int.h
#define MSTAR_INT_BASE  			   0x80 //PPI mode

#define CONFIG_IRQL_BASE_ADDRESS        0x40
#define CONFIG_IRQH_BASE_ADDRESS        0x50
#define CONFIG_FIQL_BASE_ADDRESS        0x00
#define CONFIG_FIQH_BASE_ADDRESS        0x10
#define CONFIG_IRQEXPL_BASE_ADDRESS     0x60
#define CONFIG_IRQEXPH_BASE_ADDRESS     0x70
#define CONFIG_FIQEXPL_BASE_ADDRESS     0x20
#define CONFIG_FIQEXPH_BASE_ADDRESS     0x30

#define CONFIG_IRQHYPL_BASE_ADDRESS     0xC0
#define CONFIG_IRQHYPH_BASE_ADDRESS     0xD0
#define CONFIG_FIQHYPL_BASE_ADDRESS     0x80
#define CONFIG_FIQHYPH_BASE_ADDRESS     0x90
#define CONFIG_IRQSUPL_BASE_ADDRESS     0xE0
#define CONFIG_IRQSUPH_BASE_ADDRESS     0xF0
#define CONFIG_FIQSUPL_BASE_ADDRESS     0xA0
#define CONFIG_FIQSUPH_BASE_ADDRESS     0xB0

#else
#error "Unknown Platform Selection"
#endif

typedef enum
{
    E_IRQL_START                = CONFIG_IRQL_BASE_ADDRESS,
    E_IRQ_00                    = E_IRQL_START + 0,
    E_IRQ_01                    = E_IRQL_START + 1,
    E_IRQ_02                    = E_IRQL_START + 2,
    E_IRQ_03                    = E_IRQL_START + 3,
    E_IRQ_04                    = E_IRQL_START + 4,
    E_IRQ_05                    = E_IRQL_START + 5,
    E_IRQ_06                    = E_IRQL_START + 6,
    E_IRQ_07                    = E_IRQL_START + 7,
    E_IRQ_08                    = E_IRQL_START + 8,
    E_IRQ_09                    = E_IRQL_START + 9,
    E_IRQ_10                    = E_IRQL_START + 10,
    E_IRQ_11                    = E_IRQL_START + 11,
    E_IRQ_12                    = E_IRQL_START + 12,
    E_IRQ_13                    = E_IRQL_START + 13,
    E_IRQ_14                    = E_IRQL_START + 14,
    E_IRQ_15                    = E_IRQL_START + 15,
    E_IRQL_END                  = E_IRQL_START + 15,

    E_IRQH_START                = CONFIG_IRQH_BASE_ADDRESS,
    E_IRQ_16                    = E_IRQH_START + 0,
    E_IRQ_17                    = E_IRQH_START + 1,
    E_IRQ_18                    = E_IRQH_START + 2,
    E_IRQ_19                    = E_IRQH_START + 3,
    E_IRQ_20                    = E_IRQH_START + 4,
    E_IRQ_21                    = E_IRQH_START + 5,
    E_IRQ_22                    = E_IRQH_START + 6,
    E_IRQ_23                    = E_IRQH_START + 7,
    E_IRQ_24                    = E_IRQH_START + 8,
    E_IRQ_25                    = E_IRQH_START + 9,
    E_IRQ_26                    = E_IRQH_START + 10,
    E_IRQ_27                    = E_IRQH_START + 11,
    E_IRQ_28                    = E_IRQH_START + 12,
    E_IRQ_29                    = E_IRQH_START + 13,
    E_IRQ_30                    = E_IRQH_START + 14,
    E_IRQ_31                    = E_IRQH_START + 15,
    E_IRQH_END                  = E_IRQH_START + 15,

    E_FIQL_START                = CONFIG_FIQL_BASE_ADDRESS,
    E_FIQ_00                    = E_FIQL_START + 0,
    E_FIQ_01                    = E_FIQL_START + 1,
    E_FIQ_02                    = E_FIQL_START + 2,
    E_FIQ_03                    = E_FIQL_START + 3,
    E_FIQ_04                    = E_FIQL_START + 4,
    E_FIQ_05                    = E_FIQL_START + 5,
    E_FIQ_06                    = E_FIQL_START + 6,
    E_FIQ_07                    = E_FIQL_START + 7,
    E_FIQ_08                    = E_FIQL_START + 8,
    E_FIQ_09                    = E_FIQL_START + 9,
    E_FIQ_10                    = E_FIQL_START + 10,
    E_FIQ_11                    = E_FIQL_START + 11,
    E_FIQ_12                    = E_FIQL_START + 12,
    E_FIQ_13                    = E_FIQL_START + 13,
    E_FIQ_14                    = E_FIQL_START + 14,
    E_FIQ_15                    = E_FIQL_START + 15,
    E_FIQL_END                  = E_FIQL_START + 15,

    E_FIQH_START                = CONFIG_FIQH_BASE_ADDRESS,
    E_FIQ_16                    = E_FIQH_START + 0,
    E_FIQ_17                    = E_FIQH_START + 1,
    E_FIQ_18                    = E_FIQH_START + 2,
    E_FIQ_19                    = E_FIQH_START + 3,
    E_FIQ_20                    = E_FIQH_START + 4,
    E_FIQ_21                    = E_FIQH_START + 5,
    E_FIQ_22                    = E_FIQH_START + 6,
    E_FIQ_23                    = E_FIQH_START + 7,
    E_FIQ_24                    = E_FIQH_START + 8,
    E_FIQ_25                    = E_FIQH_START + 9,
    E_FIQ_26                    = E_FIQH_START + 10,
    E_FIQ_27                    = E_FIQH_START + 11,
    E_FIQ_28                    = E_FIQH_START + 12,
    E_FIQ_29                    = E_FIQH_START + 13,
    E_FIQ_30                    = E_FIQH_START + 14,
    E_FIQ_31                    = E_FIQH_START + 15,
    E_FIQH_END                  = E_FIQH_START + 15,

    E_IRQEXPL_START             = CONFIG_IRQEXPL_BASE_ADDRESS,
    E_IRQ_32                    = E_IRQEXPL_START + 0,
    E_IRQ_33                    = E_IRQEXPL_START + 1,
    E_IRQ_34                    = E_IRQEXPL_START + 2,
    E_IRQ_35                    = E_IRQEXPL_START + 3,
    E_IRQ_36                    = E_IRQEXPL_START + 4,
    E_IRQ_37                    = E_IRQEXPL_START + 5,
    E_IRQ_38                    = E_IRQEXPL_START + 6,
    E_IRQ_39                    = E_IRQEXPL_START + 7,
    E_IRQ_40                    = E_IRQEXPL_START + 8,
    E_IRQ_41                    = E_IRQEXPL_START + 9,
    E_IRQ_42                    = E_IRQEXPL_START + 10,
    E_IRQ_43                    = E_IRQEXPL_START + 11,
    E_IRQ_44                    = E_IRQEXPL_START + 12,
    E_IRQ_45                    = E_IRQEXPL_START + 13,
    E_IRQ_46                    = E_IRQEXPL_START + 14,
    E_IRQ_47                    = E_IRQEXPL_START + 15,
    E_IRQEXPL_END    			= E_IRQEXPL_START + 15,

    E_IRQEXPH_START             = CONFIG_IRQEXPH_BASE_ADDRESS,
    E_IRQ_48                    = E_IRQEXPH_START + 0,
    E_IRQ_49                    = E_IRQEXPH_START + 1,
    E_IRQ_50                    = E_IRQEXPH_START + 2,
    E_IRQ_51                    = E_IRQEXPH_START + 3,
    E_IRQ_52                    = E_IRQEXPH_START + 4,
    E_IRQ_53                    = E_IRQEXPH_START + 5,
    E_IRQ_54                    = E_IRQEXPH_START + 6,
    E_IRQ_55                    = E_IRQEXPH_START + 7,
    E_IRQ_56                    = E_IRQEXPH_START + 8,
    E_IRQ_57                    = E_IRQEXPH_START + 9,
    E_IRQ_58                    = E_IRQEXPH_START + 10,
    E_IRQ_59                    = E_IRQEXPH_START + 11,
    E_IRQ_60                    = E_IRQEXPH_START + 12,
    E_IRQ_61                    = E_IRQEXPH_START + 13,
    E_IRQ_62                    = E_IRQEXPH_START + 14,
    E_IRQ_63                    = E_IRQEXPH_START + 15,
    E_IRQEXPH_END               = E_IRQEXPH_START + 15,

    E_FIQEXPL_START             = CONFIG_FIQEXPL_BASE_ADDRESS,
    E_FIQ_32                    = E_FIQEXPL_START + 0,
    E_FIQ_33                    = E_FIQEXPL_START + 1,
    E_FIQ_34                    = E_FIQEXPL_START + 2,
    E_FIQ_35                    = E_FIQEXPL_START + 3,
    E_FIQ_36                    = E_FIQEXPL_START + 4,
    E_FIQ_37                    = E_FIQEXPL_START + 5,
    E_FIQ_38                    = E_FIQEXPL_START + 6,
    E_FIQ_39                    = E_FIQEXPL_START + 7,
    E_FIQ_40                    = E_FIQEXPL_START + 8,
    E_FIQ_41                    = E_FIQEXPL_START + 9,
    E_FIQ_42                    = E_FIQEXPL_START + 10,
    E_FIQ_43                    = E_FIQEXPL_START + 11,
    E_FIQ_44                    = E_FIQEXPL_START + 12,
    E_FIQ_45                    = E_FIQEXPL_START + 13,
    E_FIQ_46                    = E_FIQEXPL_START + 14,
    E_FIQ_47                    = E_FIQEXPL_START + 15,
    E_FIQEXPL_END               = E_FIQEXPL_START + 15,

    E_FIQEXPH_START             = CONFIG_FIQEXPH_BASE_ADDRESS,
    E_FIQ_48                    = E_FIQEXPH_START + 0,
    E_FIQ_49                    = E_FIQEXPH_START + 1,
    E_FIQ_50                    = E_FIQEXPH_START + 2,
    E_FIQ_51                    = E_FIQEXPH_START + 3,
    E_FIQ_52                    = E_FIQEXPH_START + 4,
    E_FIQ_53                    = E_FIQEXPH_START + 5,
    E_FIQ_54                    = E_FIQEXPH_START + 6,
    E_FIQ_55                    = E_FIQEXPH_START + 7,
    E_FIQ_56                    = E_FIQEXPH_START + 8,
    E_FIQ_57                    = E_FIQEXPH_START + 9,
    E_FIQ_58                    = E_FIQEXPH_START + 10,
    E_FIQ_59                    = E_FIQEXPH_START + 11,
    E_FIQ_60                    = E_FIQEXPH_START + 12,
    E_FIQ_61                    = E_FIQEXPH_START + 13,
    E_FIQ_62                    = E_FIQEXPH_START + 14,
    E_FIQ_63                    = E_FIQEXPH_START + 15,
    E_FIQEXPH_END               = E_FIQEXPH_START + 15,

	E_IRQHYPL_START             = CONFIG_IRQHYPL_BASE_ADDRESS,
    E_IRQ_64                    = E_IRQHYPL_START + 0,
    E_IRQ_65                    = E_IRQHYPL_START + 1,
    E_IRQ_66                    = E_IRQHYPL_START + 2,
    E_IRQ_67                    = E_IRQHYPL_START + 3,
    E_IRQ_68                    = E_IRQHYPL_START + 4,
    E_IRQ_69                    = E_IRQHYPL_START + 5,
    E_IRQ_70                    = E_IRQHYPL_START + 6,
    E_IRQ_71                    = E_IRQHYPL_START + 7,
    E_IRQ_72                    = E_IRQHYPL_START + 8,
    E_IRQ_73                    = E_IRQHYPL_START + 9,
    E_IRQ_74                    = E_IRQHYPL_START + 10,
    E_IRQ_75                    = E_IRQHYPL_START + 11,
    E_IRQ_76                    = E_IRQHYPL_START + 12,
    E_IRQ_77                    = E_IRQHYPL_START + 13,
    E_IRQ_78                    = E_IRQHYPL_START + 14,
    E_IRQ_79                    = E_IRQHYPL_START + 15,
    E_IRQHYPL_END               = E_IRQHYPL_START + 15,

	E_IRQHYPH_START             = CONFIG_IRQHYPH_BASE_ADDRESS,
    E_IRQ_80                    = E_IRQHYPH_START + 0,
    E_IRQ_81                    = E_IRQHYPH_START + 1,
    E_IRQ_82                    = E_IRQHYPH_START + 2,
    E_IRQ_83                    = E_IRQHYPH_START + 3,
    E_IRQ_84                    = E_IRQHYPH_START + 4,
    E_IRQ_85                    = E_IRQHYPH_START + 5,
    E_IRQ_86                    = E_IRQHYPH_START + 6,
    E_IRQ_87                    = E_IRQHYPH_START + 7,
    E_IRQ_88                    = E_IRQHYPH_START + 8,
    E_IRQ_89                    = E_IRQHYPH_START + 9,
    E_IRQ_90                    = E_IRQHYPH_START + 10,
    E_IRQ_91                    = E_IRQHYPH_START + 11,
    E_IRQ_92                    = E_IRQHYPH_START + 12,
    E_IRQ_93                    = E_IRQHYPH_START + 13,
    E_IRQ_94                    = E_IRQHYPH_START + 14,
    E_IRQ_95                    = E_IRQHYPH_START + 15,
    E_IRQHYPH_END               = E_IRQHYPH_START + 15,


	E_FIQHYPL_START             = CONFIG_FIQHYPL_BASE_ADDRESS,
    E_FIQ_64                    = E_FIQHYPL_START + 0,
    E_FIQ_65                    = E_FIQHYPL_START + 1,
    E_FIQ_66                    = E_FIQHYPL_START + 2,
    E_FIQ_67                    = E_FIQHYPL_START + 3,
    E_FIQ_68                    = E_FIQHYPL_START + 4,
    E_FIQ_69                    = E_FIQHYPL_START + 5,
    E_FIQ_70                    = E_FIQHYPL_START + 6,
    E_FIQ_71                    = E_FIQHYPL_START + 7,
    E_FIQ_72                    = E_FIQHYPL_START + 8,
    E_FIQ_73                    = E_FIQHYPL_START + 9,
    E_FIQ_74                    = E_FIQHYPL_START + 10,
    E_FIQ_75                    = E_FIQHYPL_START + 11,
    E_FIQ_76                    = E_FIQHYPL_START + 12,
    E_FIQ_77                    = E_FIQHYPL_START + 13,
    E_FIQ_78                    = E_FIQHYPL_START + 14,
    E_FIQ_79                    = E_FIQHYPL_START + 15,
    E_FIQHYPL_END               = E_FIQHYPL_START + 15,

	E_FIQHYPH_START             = CONFIG_FIQHYPH_BASE_ADDRESS,
    E_FIQ_80                    = E_FIQHYPH_START + 0,
    E_FIQ_81                    = E_FIQHYPH_START + 1,
    E_FIQ_82                    = E_FIQHYPH_START + 2,
    E_FIQ_83                    = E_FIQHYPH_START + 3,
    E_FIQ_84                    = E_FIQHYPH_START + 4,
    E_FIQ_85                    = E_FIQHYPH_START + 5,
    E_FIQ_86                    = E_FIQHYPH_START + 6,
    E_FIQ_87                    = E_FIQHYPH_START + 7,
    E_FIQ_88                    = E_FIQHYPH_START + 8,
    E_FIQ_89                    = E_FIQHYPH_START + 9,
    E_FIQ_90                    = E_FIQHYPH_START + 10,
    E_FIQ_91                    = E_FIQHYPH_START + 11,
    E_FIQ_92                    = E_FIQHYPH_START + 12,
    E_FIQ_93                    = E_FIQHYPH_START + 13,
    E_FIQ_94                    = E_FIQHYPH_START + 14,
    E_FIQ_95                    = E_FIQHYPH_START + 15,
    E_FIQHYPH_END               = E_FIQHYPH_START + 15,

    E_IRQ_FIQ_NONE              = 0xFE,
    E_IRQ_FIQ_ALL               = 0xFF

} IRQFIQNum;


static MS_U32 IntEnum2HWIdx[E_INT_IRQ_MAX];
static MS_U32 HWIdx2IntEnum[E_IRQ_FIQ_ALL];

#if defined(MSOS_TYPE_LINUX_KERNEL)
static char DefaultName[5] = "NONE";
static char* HWIdx2IRQname[E_IRQ_FIQ_ALL] = {DefaultName};
#endif

static void HAL_UpdateIrqTable(MS_U32 byHardwareIndex, MS_U32 bySoftwareIndex)
{
    if(bySoftwareIndex == E_INT_RESERVED)
    {
        IntEnum2HWIdx[bySoftwareIndex] = E_IRQ_FIQ_NONE;
        HWIdx2IntEnum[byHardwareIndex] = E_INT_IRQ_FIQ_NONE;
    }
    else
    {
        IntEnum2HWIdx[bySoftwareIndex] = byHardwareIndex;
        HWIdx2IntEnum[byHardwareIndex] = bySoftwareIndex;
    }
}

static void HAL_InitIrqTable(void)
{
    unsigned int dwDataCounter = 0;

    for(dwDataCounter = 0; dwDataCounter < E_IRQ_FIQ_ALL; dwDataCounter++)
    {
        HWIdx2IntEnum[dwDataCounter] = E_INT_IRQ_FIQ_NONE;
    }

    for(dwDataCounter = 0; dwDataCounter < E_INT_IRQ_MAX; dwDataCounter++)
    {
        IntEnum2HWIdx[dwDataCounter] = E_IRQ_FIQ_NONE;
    }

    HAL_UpdateIrqTable(E_IRQ_00, E_INT_IRQ_UART0);          //int_uart0
    HAL_UpdateIrqTable(E_IRQ_01, E_INT_IRQ_MIIC_INT1);        //Master I2C port #1
    HAL_UpdateIrqTable(E_IRQ_02, E_INT_IRQ_MVD2MIPS);           //MVD interrupt 1
    HAL_UpdateIrqTable(E_IRQ_03, E_INT_IRQ_MVD);            //MVD interrupt 0
    HAL_UpdateIrqTable(E_IRQ_04, E_INT_IRQ_FIQ_NONE);             //~reg_top_gpio_in[2]
    HAL_UpdateIrqTable(E_IRQ_05, E_INT_IRQ_CA_NSK_INT);           //NSK interrupt
    HAL_UpdateIrqTable(E_IRQ_06, E_INT_IRQ_USB);            //usb_int
    HAL_UpdateIrqTable(E_IRQ_07, E_INT_IRQ_UHC);            //uhc_int
    HAL_UpdateIrqTable(E_IRQ_08, E_INT_IRQ_ZDEC);       //zdec interrupt_DMA
    HAL_UpdateIrqTable(E_IRQ_09, E_INT_IRQ_GMAC);           //GMAC interrupt
    HAL_UpdateIrqTable(E_IRQ_10, E_INT_IRQ_DISP);           //SC_int
    HAL_UpdateIrqTable(E_IRQ_11, E_INT_IRQ_TSIO_INT);          //tsio_int
    HAL_UpdateIrqTable(E_IRQ_12, E_INT_IRQ_MSPI0);  //miic3_int
    HAL_UpdateIrqTable(E_IRQ_13, E_INT_IRQ_EVD);      		 //E_INT_IRQ_EVD
    HAL_UpdateIrqTable(E_IRQ_14, E_INT_IRQ_SATA_PHY);           //sata_phy_irq
    HAL_UpdateIrqTable(E_IRQ_15, E_INT_IRQ_SATA);       //sata_intrq

    HAL_UpdateIrqTable(E_IRQ_16, E_INT_IRQ_TSP2HK);         //tsp2hk_int
    HAL_UpdateIrqTable(E_IRQ_17, E_INT_IRQ_VE);             //ve_int
    HAL_UpdateIrqTable(E_IRQ_18, E_INT_IRQ_AEON2HI);      //cimax2mcu_int
    HAL_UpdateIrqTable(E_IRQ_19, E_INT_IRQ_DC);             //dc_int
    HAL_UpdateIrqTable(E_IRQ_20, E_INT_IRQ_GOP);            //gop_int
    HAL_UpdateIrqTable(E_IRQ_21, E_INT_IRQ_PCM);            //pcm2mcu_int
    HAL_UpdateIrqTable(E_IRQ_22, E_INT_IRQ_MIIC_INT0);       //Master I2C port #0
    HAL_UpdateIrqTable(E_IRQ_23, E_INT_IRQ_RTC);          //RTC #0 interrupt
    HAL_UpdateIrqTable(E_IRQ_24, E_INT_IRQ_KEYPAD);       //### INT_UART4 //E_INT_IRQ_MHL_CBUS_PM//mhl_cbus_pm_int
    HAL_UpdateIrqTable(E_IRQ_25, E_INT_IRQ_PM);            //### otg_int otg interrupt for port2
    HAL_UpdateIrqTable(E_IRQ_26, E_INT_IRQ_MFE);       //### MIIC4 //d2b_int //E_INT_IRQ_DDC2BI
    HAL_UpdateIrqTable(E_IRQ_27, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_IRQ_28, E_INT_IRQ_FIQ_NONE);      //Reserved
    HAL_UpdateIrqTable(E_IRQ_29, E_INT_IRQ_RTC1);       //mvd2mips_int
    HAL_UpdateIrqTable(E_IRQ_30, E_INT_IRQ_CA_IP_INT);            //gpd_int
    HAL_UpdateIrqTable(E_IRQ_31, E_INT_IRQ_FIQ_NONE);     //Reserved

    HAL_UpdateIrqTable(E_IRQ_32, E_INT_IRQ_TSP_TSO0);        //tsp_tso0_int
    HAL_UpdateIrqTable(E_IRQ_33, E_INT_IRQ_USB1);           //usb_int1
    HAL_UpdateIrqTable(E_IRQ_34, E_INT_IRQ_UHC1);           //uhc_int1
    HAL_UpdateIrqTable(E_IRQ_35, E_INT_IRQ_MIU);        //### secemac_interrupt to cpu
    HAL_UpdateIrqTable(E_IRQ_36, E_INT_IRQ_ERROR_RESP);           //usb_int2
    HAL_UpdateIrqTable(E_IRQ_37, E_INT_IRQ_OTG);           //uhc_int2
    HAL_UpdateIrqTable(E_IRQ_38, E_INT_IRQ_PCIE_PHY);        //irq_aeon2hi
    HAL_UpdateIrqTable(E_IRQ_39, E_INT_IRQ_UART1);          //int_uart1
    HAL_UpdateIrqTable(E_IRQ_40, E_INT_IRQ_SVD_HVD);          //int_uart2
    HAL_UpdateIrqTable(E_IRQ_41, E_INT_IRQ_FIQ_NONE);          //reg_top_gpio_in[4]
    HAL_UpdateIrqTable(E_IRQ_42, E_INT_IRQ_FIQ_NONE);   //~reg_top_gpio_in[4]
    HAL_UpdateIrqTable(E_IRQ_43, E_INT_IRQ_FIQ_NONE);           //Reserved
    HAL_UpdateIrqTable(E_IRQ_44, E_INT_IRQ_CA_RSA_INT0);      //master_iic_int2
    HAL_UpdateIrqTable(E_IRQ_45, E_INT_IRQ_JPD);            //jpd_int
    HAL_UpdateIrqTable(E_IRQ_46, E_INT_IRQ_DISP1);             //pm_irq_out
    HAL_UpdateIrqTable(E_IRQ_47, E_INT_IRQ_AKL_INT);            //mfe_int

    HAL_UpdateIrqTable(E_IRQ_48, E_INT_IRQ_BDMA0);          //int_bdma_merge //int_bdma[0]
    HAL_UpdateIrqTable(E_IRQ_49, E_INT_IRQ_BDMA1);       //### int_uart3 //E_INT_IRQ_BDMA1 //int_bdma[1]
    HAL_UpdateIrqTable(E_IRQ_50, E_INT_IRQ_UART2MCU);       //uart2mcu_intr
    HAL_UpdateIrqTable(E_IRQ_51, E_INT_IRQ_URDMA2MCU);      //urdma2mcu_intr
    HAL_UpdateIrqTable(E_IRQ_52, E_INT_IRQ_DVI_HDMI_HDCP);         //dvi_hdmi_hdcp_int
    HAL_UpdateIrqTable(E_IRQ_53, E_INT_IRQ_CEC);        //g3d2mcu_irq_dft
    HAL_UpdateIrqTable(E_IRQ_54, E_INT_IRQ_HDMI_LEVEL);            //### ds_int //E_INT_IRQ_CEC //cec_int_pm
    HAL_UpdateIrqTable(E_IRQ_55, E_INT_IRQ_FCIE2RIU);       //hdcp_iic_int
    HAL_UpdateIrqTable(E_IRQ_56, E_INT_IRQ_FIQ_NONE);       //Reserved
    HAL_UpdateIrqTable(E_IRQ_57, E_INT_IRQ_GPD);       //wadr_err_int
    HAL_UpdateIrqTable(E_IRQ_58, E_INT_IRQ_SAR1);             //ge_int
    HAL_UpdateIrqTable(E_IRQ_59, E_INT_IRQ_IDAC_PLUG_DET);       //### sdio_int //E_INT_IRQ_GE //ge_int
    HAL_UpdateIrqTable(E_IRQ_60, E_INT_IRQ_FIQ_NONE);       //### reg_top_gpio_in[2]
    HAL_UpdateIrqTable(E_IRQ_61, E_INT_IRQ_RASP);      //rasp0_int
    HAL_UpdateIrqTable(E_IRQ_62, E_INT_IRQ_TSP_FI_QUEUE_INT);   //### irq_out_plug_det  plug detection
    HAL_UpdateIrqTable(E_IRQ_63, E_INT_IRQ_FRM_PM);      //master_iic_int0
    HAL_UpdateIrqTable(E_IRQ_64, E_INT_IRQ_MIIC_INT2);               //miic2_int
    HAL_UpdateIrqTable(E_IRQ_65, E_INT_IRQ_MIIC_INT3);       //miic3_int
    HAL_UpdateIrqTable(E_IRQ_66, E_INT_IRQ_MIIC_INT4);            //miic4_int
    HAL_UpdateIrqTable(E_IRQ_67, E_INT_IRQ_TSIO_LOC_DEC);    //tsio_local_decryption interrupt
    HAL_UpdateIrqTable(E_IRQ_68, E_INT_IRQ_HDMITX);          //hdmitx_phy_int
    HAL_UpdateIrqTable(E_IRQ_69, E_INT_IRQ_GE);            //ge_int
    HAL_UpdateIrqTable(E_IRQ_70, E_INT_IRQ_MIU_SECURE);            //scdc_int_pm
    HAL_UpdateIrqTable(E_IRQ_71, E_INT_IRQ_U3_DPHY);      //usb30_hs1_usb_int
    HAL_UpdateIrqTable(E_IRQ_72, E_INT_IRQ_G3D2MCU);      //usb30_hs1_uhc_int
    HAL_UpdateIrqTable(E_IRQ_73, E_INT_FIQEXPH_CMDQ);       //usb30_hs_usb_int
    HAL_UpdateIrqTable(E_IRQ_74, E_INT_IRQ_AUDMA_V2_INT);       //usb30_hs_uhc_int
    HAL_UpdateIrqTable(E_IRQ_75, E_INT_IRQ_SCDC_PM_INT);               //non
    HAL_UpdateIrqTable(E_IRQ_76, E_FRCINT_IRQ_MSPI2);               //non
    HAL_UpdateIrqTable(E_IRQ_77, E_INT_IRQ_SMART);       //tsp_fi_queue_int
    HAL_UpdateIrqTable(E_IRQ_78, E_INT_IRQ_SMART1);           //disp_sc2_int
    HAL_UpdateIrqTable(E_IRQ_79, E_INT_IRQ_DCSUB);         //mspi_mcard_int
    HAL_UpdateIrqTable(E_IRQ_80, E_INT_IRQ_SDIO);                 //d2b_int
    HAL_UpdateIrqTable(E_IRQ_81, E_INT_IRQ_USB30_SS_INT);           //AUDMA_V2_INTR
    HAL_UpdateIrqTable(E_IRQ_82, E_INT_FIQ_MIU_CMA_CLR);           //miu_cma_clr_int
    HAL_UpdateIrqTable(E_IRQ_83, E_INT_FIQ_TSP_SPARE_CA2PM_8);     //reg_tsp_spare_ca2pm_l[8]
    HAL_UpdateIrqTable(E_IRQ_84, E_INT_IRQ_USB2);               //usb20_p2 interrupt
    HAL_UpdateIrqTable(E_IRQ_85, E_INT_IRQ_UHC2);      //usb20_p2 interrupt (UHCI)
    HAL_UpdateIrqTable(E_IRQ_86, E_INT_IRQ_FIQ_NONE);             //Reserved
    HAL_UpdateIrqTable(E_IRQ_87, E_INT_IRQ_PKA_ALL_INT);             //pka_all_int
    HAL_UpdateIrqTable(E_IRQ_88, E_INT_FIQ_MIU_NS);            //pka_all_int
    HAL_UpdateIrqTable(E_IRQ_89, E_INT_IRQ_PCIE);    //PAS_PTS_INTRL_COMBINE
    HAL_UpdateIrqTable(E_IRQ_90, E_INT_IRQ_VIVALDI_V9_MIU_AL);           //aesdma_s_int
    HAL_UpdateIrqTable(E_IRQ_91, E_INT_IRQ_PWD_STATUS_INT);          //INT_v9_miu_al
    HAL_UpdateIrqTable(E_IRQ_92, E_INT_IRQ_MIU_TLB_INT);                  //mspi0_int
    HAL_UpdateIrqTable(E_IRQ_93, E_INT_IRQ_DIPW);                  //mspi0_int
    HAL_UpdateIrqTable(E_IRQ_94, E_INT_IRQ_EMAC);                  //mspi0_int
    HAL_UpdateIrqTable(E_IRQ_95, E_INT_IRQ_PAS_PTS_COMBINE_INT);                  //mspi0_int

    HAL_UpdateIrqTable(E_FIQ_00, E_INT_FIQ_EXTIMER0);       //int_timer0
    HAL_UpdateIrqTable(E_FIQ_01, E_INT_FIQ_EXTIMER1);       //int_timer1
    HAL_UpdateIrqTable(E_FIQ_02, E_INT_FIQ_WDT);            //int_wdt
    HAL_UpdateIrqTable(E_FIQ_03, E_INT_FIQ_SEC_TIMER0);       //int_sec_timer0
    HAL_UpdateIrqTable(E_FIQ_04, E_INT_FIQ_SEC_TIMER1);   //int_sec_timer1
    HAL_UpdateIrqTable(E_FIQ_05, E_INT_FIQ_R2TOMCU_INT0);   //MB_auR2toMCU_INT[1]
    HAL_UpdateIrqTable(E_FIQ_06, E_INT_FIQ_DSPTOMCU_INT0);  //MB_DSP2toMCU_INT[0]
    HAL_UpdateIrqTable(E_FIQ_07, E_INT_FIQ_DSPTOMCU_INT1);  //MB_DSP2toMCU_INT[1]
    HAL_UpdateIrqTable(E_FIQ_08, E_INT_FIQ_R2TOMCU_INT1);            //### usb_int
    HAL_UpdateIrqTable(E_FIQ_09, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_FIQ_10, E_INT_FIQ_R2TOMCU_INT2);        //### otg interrupt for port 2
    HAL_UpdateIrqTable(E_FIQ_11, E_INT_FIQ_HDMI_NON_PCM);   //HDMI_NON_PCM_MODE_INT_OUT
    HAL_UpdateIrqTable(E_FIQ_12, E_INT_FIQ_SPDIF_IN_NON_PCM);//SPDIF_IN_NON_PCM_INT_OUT
    HAL_UpdateIrqTable(E_FIQ_13, E_INT_FIQ_LAN_ESD_INT);       //### lan_esd_int //E_INT_FIQ_EMAC //emac_int
    HAL_UpdateIrqTable(E_FIQ_14, E_INT_FIQ_SE_DSP2UP);      //SE_DSP2UP_intr
    HAL_UpdateIrqTable(E_FIQ_15, E_INT_FIQ_TSP2AEON);       //tsp2aeon_int

    HAL_UpdateIrqTable(E_FIQ_16, E_INT_FIQ_VIVALDI_STR);    //vivaldi_str_intr
    HAL_UpdateIrqTable(E_FIQ_17, E_INT_FIQ_VIVALDI_PTS);    //vivaldi_pts_intr
    HAL_UpdateIrqTable(E_FIQ_18, E_INT_FIQ_DSP_MIU_PROT);   //DSP_MIU_PROT_intr
    HAL_UpdateIrqTable(E_FIQ_19, E_INT_FIQ_XIU_TIMEOUT);    //xiu_timeout_int
    HAL_UpdateIrqTable(E_FIQ_20, E_INT_FIQ_DMDMCU2HK);      //dmdmcu2hk_int
    HAL_UpdateIrqTable(E_FIQ_21, E_INT_FIQ_VSYNC_VE4VBI);   //ve_vbi_f0_int
    HAL_UpdateIrqTable(E_FIQ_22, E_INT_FIQ_FIELD_VE4VBI);   //ve_vbi_f1_int
    HAL_UpdateIrqTable(E_FIQ_23, E_INT_FIQ_R2TOMCU_INT3);       //vdmcu2hk_int
    HAL_UpdateIrqTable(E_FIQ_24, E_INT_FIQ_VE_DONE_TT);     //ve_done_TT_irq
    HAL_UpdateIrqTable(E_FIQ_25, E_INT_IRQ_FIQ_NONE);       //### error_resp_int //E_INT_FIQEXPH_CMDQ //cmdq_int
    HAL_UpdateIrqTable(E_FIQ_26, E_INT_IRQ_FIQ_NONE);       //### PM_SD_CDZ_int //Reserved
    HAL_UpdateIrqTable(E_FIQ_27, E_INT_FIQ_IR); //temperature_over_flag_fall
    HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0);//AFEC_VSYNC
    HAL_UpdateIrqTable(E_FIQ_29, E_INT_IRQ_FIQ_NONE);     //DSP2UP_intr
    HAL_UpdateIrqTable(E_FIQ_30, E_INT_FIQ_AU_SPDIF_TX_CS1);       //### tso_int //Reserved
    HAL_UpdateIrqTable(E_FIQ_31, E_INT_FIQ_DEC_DSP2MIPS);   //DSP2MIPS_INT

    HAL_UpdateIrqTable(E_FIQ_32, E_INT_FIQ_IR_INT_RC); //temperature_over_flag_rise
    HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE
    HAL_UpdateIrqTable(E_FIQ_34, E_INT_FIQ_VE_SW_WR2BUF);             //ir_in | ir_int_rc | ir_int | ge_int
    HAL_UpdateIrqTable(E_FIQ_35, E_INT_IRQ_FIQ_NONE);       //### PM_SD_CDZ1_int //dig_dft_bus_out[03]
    HAL_UpdateIrqTable(E_FIQ_36, E_INT_FIQ_8051_TO_BEON);       //reg_hst0to3_int
    HAL_UpdateIrqTable(E_FIQ_37, E_INT_FIQ_8051_TO_AEON);  //reg_hst0to2_int
    HAL_UpdateIrqTable(E_FIQ_38, E_INT_FIQ_8051_TO_SECURER2);       //reg_hst0to1_int
    HAL_UpdateIrqTable(E_FIQ_39, E_INT_FIQ_8051_TO_SECURE51);              //ext_gpio_int[0]
    HAL_UpdateIrqTable(E_FIQ_40, E_INT_FIQ_SECURER2_TO_BEON);       //reg_hst1to3_int
    HAL_UpdateIrqTable(E_FIQ_41, E_INT_FIQ_SECURER2_TO_AEON);           //ca9_SCUEVABORT_INTR
    HAL_UpdateIrqTable(E_FIQ_42, E_INT_FIQ_SECURER2_TO_8051);       //reg_hst1to0_int
    HAL_UpdateIrqTable(E_FIQ_43, E_INT_FIQ_SECURER2_TO_SECURE51);              //ext_gpio_int[1]
    HAL_UpdateIrqTable(E_FIQ_44, E_INT_FIQ_AEON_TO_BEON);  //reg_hst2to3_int
    HAL_UpdateIrqTable(E_FIQ_45, E_INT_FIQ_AEON_TO_SECURER2);           //N/A
    HAL_UpdateIrqTable(E_FIQ_46, E_INT_FIQ_AEON_TO_8051);  //reg_hst2to0_int
    HAL_UpdateIrqTable(E_FIQ_47, E_INT_IRQ_FIQ_NONE);              //ext_gpio_int[2]

    HAL_UpdateIrqTable(E_FIQ_48, E_INT_FIQ_BEON_TO_AEON);  //reg_hst3to2_int
    HAL_UpdateIrqTable(E_FIQ_49, E_INT_FIQ_BEON_TO_SECURER2);       //reg_hst3to1_int
    HAL_UpdateIrqTable(E_FIQ_50, E_INT_FIQ_BEON_TO_8051);       //reg_hst3to0_int
    HAL_UpdateIrqTable(E_FIQ_51, E_INT_FIQ_BEON_TO_SECURE51);           //### usb_int1 //E_INT_FIQ_AU_SPDIF_TX_CS0 //AU_SPDIF_TX_CS_INT[0]
    HAL_UpdateIrqTable(E_FIQ_52, E_INT_IRQ_FIQ_NONE);           //### uhc_int1 //E_INT_FIQ_AU_SPDIF_TX_CS1 //AU_SPDIF_TX_CS_INT[1]
    HAL_UpdateIrqTable(E_FIQ_53, E_INT_IRQ_FIQ_NONE);           //### usb_int2 //E_INT_FIQ_PCM_DMA //PCM_DMA_INT
    HAL_UpdateIrqTable(E_FIQ_54, E_INT_FIQ_HDMITX_IRQ_EDGE);           //### uhc_int2 //E_INT_FIQ_U3_DPHY //u3_dphy_int
    HAL_UpdateIrqTable(E_FIQ_55, E_INT_IRQ_FIQ_NONE);          //ext_gpio_int[3]
    HAL_UpdateIrqTable(E_FIQ_56, E_INT_FIQ_CA_CRYPTO_DMA);          //ext_gpio_int[4]
    HAL_UpdateIrqTable(E_FIQ_57, E_INT_FIQ_SECURE51_TO_BEON);          //ext_gpio_int[5]
    HAL_UpdateIrqTable(E_FIQ_58, E_INT_IRQ_FIQ_NONE);          //ext_gpio_int[6]
    HAL_UpdateIrqTable(E_FIQ_59, E_INT_FIQ_SECURE51_TO_SECURER2);   //ve_sw_wr2buf_int serration_pulse
    HAL_UpdateIrqTable(E_FIQ_60, E_INT_FIQ_SECURE51_TO_8051);       //pwm_fp_l_int
    HAL_UpdateIrqTable(E_FIQ_61, E_INT_IRQ_FIQ_NONE);       //pwm_rp_r_int
    HAL_UpdateIrqTable(E_FIQ_62, E_INT_IRQ_FIQ_NONE);       //pwm_fp_r_int
    HAL_UpdateIrqTable(E_FIQ_63, E_INT_FIQ_FRM_PM);          //ext_gpio_int[7]

    HAL_UpdateIrqTable(E_FIQ_64, E_INT_FIQ_SEC_GUARD_INT);         //sec_guard_int[2]
    HAL_UpdateIrqTable(E_FIQ_65, E_INT_FIQ_PM_SD_CDZ0);            //MB_auR2toMCU_INT[3]               //ir_in
    HAL_UpdateIrqTable(E_FIQ_66, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_FIQ_67, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_FIQ_68, E_INT_FIQ_TS0_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_69, E_INT_FIQ_TS1_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_70, E_INT_FIQ_TS2_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_71, E_INT_FIQ_TS3_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_72, E_INT_FIQ_TS4_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_73, E_INT_FIQ_TS5_VLD);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_74, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_FIQ_75, E_INT_IRQ_FIQ_NONE);            //Reserved
    HAL_UpdateIrqTable(E_FIQ_76, E_INT_FIQ_USB_INT_P0);          //usb_int_p0
    HAL_UpdateIrqTable(E_FIQ_77, E_INT_FIQ_UHC_INT_P0);          //uhc_int_p0
    HAL_UpdateIrqTable(E_FIQ_78, E_INT_FIQ_USB30_SS_INT);        //usb30_ss_int
    HAL_UpdateIrqTable(E_FIQ_79, E_INT_FIQ_OTG_INT_P0);          //otg_int_p0
    HAL_UpdateIrqTable(E_FIQ_80, E_INT_FIQ_USB_INT_P1);          //usb_int_p1
    HAL_UpdateIrqTable(E_FIQ_81, E_INT_FIQ_UHC_INT_P1);          //uhc_int_p1
    HAL_UpdateIrqTable(E_FIQ_82, E_INT_FIQ_TS3_CLK);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_83, E_INT_FIQ_TS4_CLK);            //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_84, E_INT_FIQ_USB31_HS_USB_INT);    //usb31_hs_usb_int
    HAL_UpdateIrqTable(E_FIQ_85, E_INT_FIQ_USB30_HS_UHC_INT);    //usb30_hs_uhc_int
    HAL_UpdateIrqTable(E_FIQ_86, E_INT_FIQ_TS5_CLK);             //TS interrupt
    HAL_UpdateIrqTable(E_FIQ_87, E_INT_FIQ_TS6_CLK);             //TS interrupt

}

#ifdef __cplusplus
}
#endif

#endif // _HAL_IRQTBL_H_