Lines Matching full:6
43 #define SDP_3430_SDRC_RFR_CTRL_165MHz 0x0004e201 /* 7.8us/6ns - 50=0x4e2 */
64 #define ACTIM_CTRLA_TDPL(v) (((v) & 0x07) << 6) /* 8:6 */
97 #define V_MCFG_BANKALLOCATION_RBC (0x2 << 6) /* 6:7 */
112 #define HYNIX_TDAL_165 6
138 #define HYNIX_TDAL_200 6
164 #define INFINEON_TDAL_165 6 /* Twr/Tck + Trp/tck */
165 /* 15/6 + 18/6 = 5.5 -> 6 */
166 #define INFINEON_TDPL_165 3 /* 15/6 = 2.5 -> 3 (Twr) */
167 #define INFINEON_TRRD_165 2 /* 12/6 = 2 */
168 #define INFINEON_TRCD_165 3 /* 18/6 = 3 */
169 #define INFINEON_TRP_165 3 /* 18/6 = 3 */
170 #define INFINEON_TRAS_165 7 /* 42/6 = 7 */
171 #define INFINEON_TRC_165 10 /* 60/6 = 10 */
172 #define INFINEON_TRFC_165 12 /* 72/6 = 12 */
183 #define INFINEON_XSR_165 20 /* 120/6 = 20 */
190 #define MICRON_TDAL_165 6 /* Twr/Tck + Trp/tck */
191 /* 15/6 + 18/6 = 5.5 -> 6 */
192 #define MICRON_TDPL_165 3 /* 15/6 = 2.5 -> 3 (Twr) */
193 #define MICRON_TRRD_165 2 /* 12/6 = 2 */
194 #define MICRON_TRCD_165 3 /* 18/6 = 3 */
195 #define MICRON_TRP_165 3 /* 18/6 = 3 */
196 #define MICRON_TRAS_165 7 /* 42/6 = 7 */
197 #define MICRON_TRC_165 10 /* 60/6 = 10 */
198 #define MICRON_TRFC_165 21 /* 125/6 = 21 */
208 #define MICRON_XSR_165 23 /* 138/6 = 23 */
209 #define MICRON_TXP_165 5 /* 25/6 = 4.1 => ~5 */
227 #define MICRON_TDAL_200 6
296 #define NUMONYX_TDAL_165 6 /* Twr/Tck + Trp/tck */
297 /* 15/6 + 18/6 = 5.5 -> 6 */
298 #define NUMONYX_TDPL_165 3 /* 15/6 = 2.5 -> 3 (Twr) */
299 #define NUMONYX_TRRD_165 2 /* 12/6 = 2 */
300 #define NUMONYX_TRCD_165 4 /* 22.5/6 = 3.75 -> 4 */
301 #define NUMONYX_TRP_165 3 /* 18/6 = 3 */
302 #define NUMONYX_TRAS_165 7 /* 42/6 = 7 */
303 #define NUMONYX_TRC_165 10 /* 60/6 = 10 */
304 #define NUMONYX_TRFC_165 24 /* 140/6 = 23.3 -> 24 */
314 #define NUMONYX_TXP_165 3 /* 200/6 = 33.3 -> 34 */
325 #define NUMONYX_TDAL_200 6 /* Twr/Tck + Trp/tck */
326 /* 15/5 + 15/5 = 3 + 3 -> 6 */
359 * x is GPMC config registers from 1 to 6 (there will be 6 macros)
473 #define DBG_MPDB 6