History log of /rkbin/RKTRUST/RK3588TRUST.ini (Results 51 – 65 of 65)
Revision Date Author Comments
# 23ca5627 26-Jan-2022 Hisping Lin <hisping.lin@rock-chips.com>

rk3588: bl32: update version to v1.07

Build from OPTEE commit in develop-next branch:
9d22c1e96 rk3588: support R&W oem ns otp
Update features:
9d22c1e96 rk3588: support R&W oem ns otp
3

rk3588: bl32: update version to v1.07

Build from OPTEE commit in develop-next branch:
9d22c1e96 rk3588: support R&W oem ns otp
Update features:
9d22c1e96 rk3588: support R&W oem ns otp
3f0f0b052 pta: support check oem otp key is written

Signed-off-by: Hisping Lin <hisping.lin@rock-chips.com>
Change-Id: I7fb445fb1202e32ddbbc37cde78ccac79b5e8c32

show more ...


# aede8bdb 25-Jan-2022 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version to v1.14

Build from ATF commit:
5cc525277 plat: rockchip: rk3588: dmc: set pclk_center_root_sel to 100MHz
update feature:
5cc525277 plat: rockchip: rk3588: dmc:

rk3588: bl31: update version to v1.14

Build from ATF commit:
5cc525277 plat: rockchip: rk3588: dmc: set pclk_center_root_sel to 100MHz
update feature:
5cc525277 plat: rockchip: rk3588: dmc: set pclk_center_root_sel to 100MHz
7a36b2800 plat: rk3588: reset: don't check pmu1grf_os_reg0
990ded4ee plat: rk3588: sleep: clear some pmu register in resume
ac8148b75 plat: rk3588: change macro SLP_ARMOFF_PMUOFF/SLP_FROM_UBOOT
620cebc9f plat: rk3588: disable tsadc_shut_m0 if reboot_cmd=BOOT_BROM_DOWNLOAD
898fdcd8a rockchip: only use plat_uart_base to initialize console

Change-Id: Iaf81ade15a16c76d9626e30f920a003dcbff1a92
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...


# 726b6c1f 18-Jan-2022 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version to v1.13

Build from ATF commit:
378cb8595 plat: rockchip: rk3588: dmc: support ddr frequency scan after dmc resume

The ATF code for this version is same with The AT

rk3588: bl31: update version to v1.13

Build from ATF commit:
378cb8595 plat: rockchip: rk3588: dmc: support ddr frequency scan after dmc resume

The ATF code for this version is same with The ATF code for v1.12.

Change-Id: Ibdf3603321ed5155c7623bfcf9b2200a3af45a81
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...


# 93957875 15-Jan-2022 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version to v1.12

Build from ATF commit:
f8de35126 plat: rk3588: sleep: do pvtplls_suspend/pvtplls_resume
update feature:
f8de35126 plat: rk3588: sleep: do pvtplls_suspen

rk3588: bl31: update version to v1.12

Build from ATF commit:
f8de35126 plat: rk3588: sleep: do pvtplls_suspend/pvtplls_resume
update feature:
f8de35126 plat: rk3588: sleep: do pvtplls_suspend/pvtplls_resume
83d5ed164 plat: rk3588: sleep: restore some pmugrf registers
7df9da22d plat: rockchip: rk3588: Don't change dsu, gpu and npu rate when suspend
8c6980eee plat: rockchip: rk3588: Add support change length for cpub
17b064e8e plat: rk3588: change to normal pll for cpul and dsu before reset
e77134726 plat: rockchip: rk3588: Change length for cpub 1416MHz
7f3e9680f plat: rockchip: rk3588: Make cpub 400MHz and 600MHz come from gpll
1f4fba30f plat: rockchip: rk3588: dmc: support ddr frequency scan after dmc resume
52f2c3453 plat: rk3588: pull up sleep pin 3~6 by hardware
b5cea4f47 plat: rk3588: sleep: slow down bcore0/1's pclk before retore dsu registers
ad1c15595 plat: rk3588: pull up sleep 3~6 in suspend
bd5d03195 plat: rk3588: support suspend mode config
01aa6c724 plat: rk3588: change pmu1 suspend magic

Change-Id: Ideb33a3e29ff3e36adb6d9e928eaa8afdc823d2e
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...


# 7eaa300a 14-Jan-2022 Hisping Lin <hisping.lin@rock-chips.com>

rk3588: bl32: update version to v1.06

Build from OPTEE commit in develop-next branch:
3f0f0b052 pta: support check oem otp key is written
Update features:
3f0f0b052 pta: support check oem ot

rk3588: bl32: update version to v1.06

Build from OPTEE commit in develop-next branch:
3f0f0b052 pta: support check oem otp key is written
Update features:
3f0f0b052 pta: support check oem otp key is written
1c3940902 drivers: rockchip: keylad: enable dst ip clk when copy key
16d1058cf drivers: crypto: use system control interface on rk3588
6f2a478ad rk3588: otp: use system control interface
946794c64 drivers: rockchip: keylad: use system control interface on rk3588
464a252af drivers: rockchip: trng: use system control interface on rk3588
9af9076b0 rockchip: sys_ctrl: move sys ctrl code to common/ dir
48b7c13e2 pta: uboot_storedata_otp: modify parameter check

Signed-off-by: Hisping Lin <hisping.lin@rock-chips.com>
Change-Id: I9c8d363f266146949d130aa08e8a4b907e897ebe

show more ...


# 2109f153 12-Jan-2022 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version to v1.11

Build from ATF commit:
5ccac0570 plat: rk3588: enable tsadc_shut_m0 function
update feature:
5ccac0570 plat: rk3588: enable tsadc_shut_m0 function
d

rk3588: bl31: update version to v1.11

Build from ATF commit:
5ccac0570 plat: rk3588: enable tsadc_shut_m0 function
update feature:
5ccac0570 plat: rk3588: enable tsadc_shut_m0 function
d70411b25 plat: rk3588: adjust ddr-related ip's secure configuration
69311b85c plat: rockchip: rk3588: dmc: add CONFIG_DRAM_ADDRMAP_GET

Change-Id: I9f4b9980cc682afca8cdf5d3b5eb1b9b9154b88e
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...


# 10465968 06-Jan-2022 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version to v1.10

Build from ATF commit:
a91da4072 plat: rk3588: don't check cpu wfe/wfi status in nonboot_cpus_off_check
update features:
a91da4072 plat: rk3588: don't c

rk3588: bl31: update version to v1.10

Build from ATF commit:
a91da4072 plat: rk3588: don't check cpu wfe/wfi status in nonboot_cpus_off_check
update features:
a91da4072 plat: rk3588: don't check cpu wfe/wfi status in nonboot_cpus_off_check
4212c266b plat: rk3588: use external 32k clock by default
fb149d4cb plat: rockchip: rk3588: scmi: Make dsu clk come from lpll
c73f5cbd4 plat: rockchip: rk3588: scmi: set pclk dsu clk rate to 200MHz
a24e55c55 plat: rk3588: enable hptimer calibrate with 32k clock

Change-Id: I7594aeb76317f60a9c0d1b3642654e436f3a03f4
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...


# 8047b508 06-Jan-2022 Lin Jinhan <troy.lin@rock-chips.com>

rk3588: bl32: update version to v1.05

Build from OPTEE commit in develop-next branch:
48b7c13e2 pta: uboot_storedata_otp: modify parameter check
Update features:
48b7c13e2 pta: uboot_storeda

rk3588: bl32: update version to v1.05

Build from OPTEE commit in develop-next branch:
48b7c13e2 pta: uboot_storedata_otp: modify parameter check
Update features:
48b7c13e2 pta: uboot_storedata_otp: modify parameter check
65daed964 pta: crypto_service: support oem otp key phys cipher

Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
Change-Id: I40745b08d27249698315e2929dbfe870390b95cb

show more ...


# 7a022334 06-Jan-2022 Lin Jinhan <troy.lin@rock-chips.com>

rk3588: bl32: update version to v1.04

Build from OPTEE commit in develop-next branch:
65daed964 pta: crypto_service: support oem otp key phys cipher
Update features:
65daed964 pta: crypto_se

rk3588: bl32: update version to v1.04

Build from OPTEE commit in develop-next branch:
65daed964 pta: crypto_service: support oem otp key phys cipher
Update features:
65daed964 pta: crypto_service: support oem otp key phys cipher
60973cf4d drivers: crypto: hal: add crypto calc with phys addr
b9dd130f6 rk3588: support system control.
c7dfaa54c rk3588: otp: add otp read api for keyladder

Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
Change-Id: I791e24961911bdf7ac9abd4651a0647e101e736a

show more ...


# 2b2b4842 25-Dec-2021 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version v1.09

Build from commit: dff6a20f

Change-Id: I772d4059182776cdd8b348243e4b5d5fa20fe984
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>


# e1870f35 21-Dec-2021 Lin Jinhan <troy.lin@rock-chips.com>

rk3588: bl32: update version to v1.03

Build from optee commit in develop-next branch:
f5add58be core: TEE_GenerateKey support RSA key e = 3

Update feature:
e7984ce41 rk3588: plat-rockchip:

rk3588: bl32: update version to v1.03

Build from optee commit in develop-next branch:
f5add58be core: TEE_GenerateKey support RSA key e = 3

Update feature:
e7984ce41 rk3588: plat-rockchip: pta: change API for calling keyladder
6e2512c6d rk3588: driver: rockchip: keyladder: change keyladder api
7a9500235 core: support getting value from atf.

Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
Change-Id: I6b3e9e3cdd35a389fecb8046c9df50936964729f

show more ...


# d5b1850d 21-Dec-2021 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version v1.08

Build from commit: 389d4b19a

Change-Id: I852beca9ab8c6d497837641602a3c7a201f81d4f
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>


# 4fe1dd5c 15-Dec-2021 Elon Zhang <zhangzj@rock-chips.com>

rk3588: bl32: update version to v1.02

Build from optee commit in develop-next branch:
1dcac434c rk3588: otp: add missing clk setting

Update feature:
344681570 pta: crypto_service: add new pta for

rk3588: bl32: update version to v1.02

Build from optee commit in develop-next branch:
1dcac434c rk3588: otp: add missing clk setting

Update feature:
344681570 pta: crypto_service: add new pta for crypto api
1ef2b8999 rk3588: otp: set oem hr otp from little endian to big endian
96e2f24c9 pta: support set oem hardware read otp flag
22f0f299c pta: support write oem hardware read otp
bf91766a5 pta: rk_os_service: support set otp flags
af506d32e ta verify: close default key for sign ta

Signed-off-by: Elon Zhang <zhangzj@rock-chips.com>
Change-Id: I161fd688f29496215c3c118d2dddb6279fa6a22d

show more ...


# f791a92f 16-Dec-2021 XiaoDong Huang <derrick.huang@rock-chips.com>

rk3588: bl31: update version v1.07

Build from commit: 1e520d13b

Change-Id: I2b76108decf82ec352853d6b64ad99c47f290146
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>


# 2bbc3f69 13-Dec-2021 Joseph Chen <chenjh@rock-chips.com>

rk3588: bl31/bl32: add initial version

Build from commit:
- bl31: f0ec400d7
- bl32: b05135511

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I8910ab26935f693f0c3ede0a42d60144d0a66b1e


123