rockchip: rv1126b: Add fit_standalone_release to boot hpmcu

To compile rv1126b uboot.img that loads hpmcu during uboot:
./make.sh rv1126b rk-amp

Change-Id: I09fd6bc9c323f4a2783847fcda85da67e1839673

rockchip: rv1126b: Add fit_standalone_release to boot hpmcu

To compile rv1126b uboot.img that loads hpmcu during uboot:
./make.sh rv1126b rk-amp

Change-Id: I09fd6bc9c323f4a2783847fcda85da67e1839673
Signed-off-by: Jiahang Zheng <jiahang.zheng@rock-chips.com>
Signed-off-by: Shunqian Zheng <zhengsq@rock-chips.com>

show more ...

rockchip: rv1126b: Disable tsadc channel 1

Change-Id: Ibcd7604cfda2a8825115ec5bad2fff45be04d6ff
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>

rockchip: fit_misc: Add return value for rk_board_fit_image_post_process()

Change-Id: I9ce006c4858213df7f69cdf8d78a7ca7de87d26a
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: enable pvtpll for isp/enc/aiisp

Change-Id: If3a0f53de2641db14595733b485853888b8f7393
Signed-off-by: Liang Chen <cl@rock-chips.com>

rockchip: rv1126b: Fix fspi io ds level

1.level 3 for 1V8(Default)
2.level 4 for 3V3

Change-Id: I0ed4c71f916a7bd2daf9e53a7b8f7779846d45b9
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

rockchip: rv1126b: Fix bias error

Fixes: e4069c1b7735 ("rockchip: rv1126b: Adjust tsadc bias current")
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I4dbd2a246031069e365241ebef6

rockchip: rv1126b: Fix bias error

Fixes: e4069c1b7735 ("rockchip: rv1126b: Adjust tsadc bias current")
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I4dbd2a246031069e365241ebef6124eb85ee0282

show more ...

rockchip: rv1126b: Adjust tsadc bias current

Change-Id: If30ff1126f2dc13ccd28dd6fced7063f9e58e683
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Signed-off-by: Finley Xiao <finley.xiao@rock-chip

rockchip: rv1126b: Adjust tsadc bias current

Change-Id: If30ff1126f2dc13ccd28dd6fced7063f9e58e683
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>

show more ...

rockchip: rv1126b: Add 0~1G dram append support

This region don't support used in U-Boot/SPL.

Change-Id: I122e9f6dffb43121958d9e879f366fb898239b90
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: spl: Add more bi_dram banks delivered to kernel

Change-Id: I3b32f9809101dbfa486aa3a5b9d152a15403037e
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: Add more bi_dram banks delivered to kernel

Change-Id: Ic24389c5aa8dcb2f0865adeb6d59cb75e2b4548d
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: Change kernel load address for more ddr usable space

Change-Id: I7e6fbc1a3d448d2c0fa6f01933f38dfabcb1fe0d
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: solve dsm pop pulse

Change-Id: Ibd96aa47403a9ae5d58aae43566ca25ba43af496
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>

rockchip: rv1126b: Fix rkce master secure support

Change-Id: I9092b9beda3eaa812f0f2dadfa0cb1ffab5684f1
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>

rockchip: rv1126b: Disable smt and ie, keep high-z to save power consumption

Disable gpio smt,ie and keep high-z state to save power consumption
for fephy.

Signed-off-by: David Wu <david.wu@rock-ch

rockchip: rv1126b: Disable smt and ie, keep high-z to save power consumption

Disable gpio smt,ie and keep high-z state to save power consumption
for fephy.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Change-Id: I92deee5b237c48d6c4be59fbeb137aa7c871433f

show more ...

rockchip: rv1126b: configure saradc bias current

Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com>
Change-Id: Ia539741a7ab869cc6905ec31a540fa82902439fb

rockchip: rv1126b: Update arch cpu init

- Add sdmmc0 unset iomux support.
- Enable npu pd.
- Enable tsadc phy.
- Set usb phy to save power consumption:
Assert USB3 PIPE PHY reset and set the USB 2

rockchip: rv1126b: Update arch cpu init

- Add sdmmc0 unset iomux support.
- Enable npu pd.
- Enable tsadc phy.
- Set usb phy to save power consumption:
Assert USB3 PIPE PHY reset and set the USB 2.0 PHY Port1 to
enter the sleep mode to save power consumption.
- Enable usb3phy clamp:
Enable the USB3PHY clamp in SPL to ensure that the USB3PHY is in the
clamp state when starting from various scenarios.
- Restore pipe phy status to default:
Set the PHY status to the register's default value in case it is
modified in other stages.
- Support boot mcu.

Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I7299c7f0fa27c4d5430a2266e6b2f533267fe6b9

show more ...

rockchip: Add rv1126b Soc support

Change-Id: Iba57b03a8fe9bd8dfb2853a1748192feb8a7fe4c
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>