| 02e782c6 | 25-Feb-2016 |
Alistair Francis <alistair.francis@xilinx.com> |
ARM64: zynqmp: Use C pre-processor for includes in dts
Change the dtsi include code to use the C pre-processor #include instead of the device tree /include/. This brings all ZynqMP device trees inli
ARM64: zynqmp: Use C pre-processor for includes in dts
Change the dtsi include code to use the C pre-processor #include instead of the device tree /include/. This brings all ZynqMP device trees inline with each other.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com> Reviewed-by: Sören Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| a195ed33 | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Fix usb phy node for Zybo
Compatible property should be the first.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| 371fc580 | 12-Jan-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Extend microzed board support
Add missing DT nodes and enable USB.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Nathan Rossi <nathan@nathanrossi.com> |
| 74720dc3 | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Add missing qspi for xm013
Add missing qspi node and make qspi as spi0.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| b347c144 | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Create empty line below headers
Sync with others zynq DTS files.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| a95d54b4 | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Align spi and qspi node locations
Keep nodes alphabelitally sorted.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Nathan Rossi <nathan@nathanrossi.com> |
| ac2c4074 | 12-Nov-2015 |
Christian Kohn <christian.kohn@xilinx.com> |
ARM: zynq: zc706: Add adv7511 on i2c bus
Add missing adv7511 and configure to match Base TRD.
Signed-off-by: Christian Kohn <christian.kohn@xilinx.com> Reviewed-by: Nathan Rossi <nathan@nathanrossi
ARM: zynq: zc706: Add adv7511 on i2c bus
Add missing adv7511 and configure to match Base TRD.
Signed-off-by: Christian Kohn <christian.kohn@xilinx.com> Reviewed-by: Nathan Rossi <nathan@nathanrossi.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| 169050e4 | 12-Nov-2015 |
Christian Kohn <christian.kohn@xilinx.com> |
ARM: zynq: zc702: Add adv7511 on i2c bus
Add bindings for adv7511.
Signed-off-by: Christian Kohn <christian.kohn@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| c9132b1e | 03-Feb-2016 |
Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com> |
ARM: zynq: DT: Add ethernet phy reset information
Added phy reset gpio information for gem0.
Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com> Signed-off-by: Michal Simek <michal.simek@
ARM: zynq: DT: Add ethernet phy reset information
Added phy reset gpio information for gem0.
Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| 936bbc5d | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Fix bootargs in board dtsi
- Sync with Linux kernel - Remove rootfs - Remove earlyprintk
Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| 77bb73de | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Align devcfg node
- Have compatible string as the first property - Sync with Linux kernel dtsi - Add missing interrupt properties
Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
| 20fe3f17 | 23-Jun-2015 |
Moritz Fischer <moritz.fischer@ettus.com> |
ARM: dts: Updated devicetree bindings for Zynq 7000 platform
Added addtional bindings required for FPGA Manager operation of the Xilinx Zynq Devc configuration interface.
Signed-off-by: Moritz Fisc
ARM: dts: Updated devicetree bindings for Zynq 7000 platform
Added addtional bindings required for FPGA Manager operation of the Xilinx Zynq Devc configuration interface.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| 4c987271 | 31-Jul-2015 |
Moritz Fischer <moritz.fischer@ettus.com> |
ARM: dts: zynq: Add devicetree entry for Xilinx Zynq reset controller.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com> Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Michal S
ARM: dts: zynq: Add devicetree entry for Xilinx Zynq reset controller.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com> Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| 58fab4cd | 07-Apr-2016 |
Michal Simek <michal.simek@xilinx.com> |
ARM: zynq: Add interrupt-controller property to gpio nodes
GPIO driver supports an input interrupt that's why gpio node itself can be labeled as interrupt controller.
Reported-by: John Linn <linnj@
ARM: zynq: Add interrupt-controller property to gpio nodes
GPIO driver supports an input interrupt that's why gpio node itself can be labeled as interrupt controller.
Reported-by: John Linn <linnj@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
show more ...
|
| ec770dba | 09-Apr-2016 |
Hans de Goede <hdegoede@redhat.com> |
sunxi: Add defconfig and dts file for Orange Pi One SBC
The Orange Pi One SBC, is a stripped down version of the popular Orange Pi PC. The one is a H3 based SBC, with 512M of RAM, micro-sd slot, 1 h
sunxi: Add defconfig and dts file for Orange Pi One SBC
The Orange Pi One SBC, is a stripped down version of the popular Orange Pi PC. The one is a H3 based SBC, with 512M of RAM, micro-sd slot, 1 host usb, 1 otg usb, hdmi and 100Mbit ethernet.
The dts is identical to the dts submitted to the upstream kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Ian Campbell <ijc@hellion.org.uk>
show more ...
|
| b24f7f00 | 01-Apr-2016 |
Hans de Goede <hdegoede@redhat.com> |
sunxi: Enable usb ports on the Sinovoip BPI M3
DLDO3 is used to provide Port-D power and PD is used for the usb-hub / sata-5v enable pins. The 2.5V comes from the schematic and matches the factory i
sunxi: Enable usb ports on the Sinovoip BPI M3
DLDO3 is used to provide Port-D power and PD is used for the usb-hub / sata-5v enable pins. The 2.5V comes from the schematic and matches the factory image fex file.
The dts changes are the minimal changes needed for u-boot to pick-up the usb host controllers. The upstream kernel does not (yet) have usb host support.
Signed-off-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Ian Campbell <ijc@hellion.org.uk>
show more ...
|
| 606576d5 | 29-Jan-2016 |
Stefan Roese <sr@denx.de> |
arm: mvebu: Add basic support for Armada 375 eval board db-88f6720
This patch adds basic support for the Marvell A375 eval board. Tested are the following interfaces: - I2C - SPI - SPI NOR - Etherne
arm: mvebu: Add basic support for Armada 375 eval board db-88f6720
This patch adds basic support for the Marvell A375 eval board. Tested are the following interfaces: - I2C - SPI - SPI NOR - Ethernet (mvpp2), port 0 & 1
Currently the A375 SerDes and DDR3 init code is not intergrated. So the SPL U-Boot is not fully functional.
Right now, this A375 mainline U-Boot can only be used by chainloading it via the original Marvell U-Boot. This can be done via this command:
=> tftpboot 00800000 a375/u-boot-dtb.bin;go 00800000
Signed-off-by: Stefan Roese <sr@denx.de> Cc: Luka Perkov <luka.perkov@sartura.hr>
show more ...
|
| 626f048b | 31-Mar-2016 |
Mateusz Kulikowski <mateusz.kulikowski@gmail.com> |
board: Add Qualcomm Dragonboard 410C support
This commit add support for 96Boards Dragonboard410C. It is board based on APQ8016 Qualcomm SoC, complying with 96boards specification. Features (present
board: Add Qualcomm Dragonboard 410C support
This commit add support for 96Boards Dragonboard410C. It is board based on APQ8016 Qualcomm SoC, complying with 96boards specification. Features (present out of the box): - 4x Cortex A53 (ARMv8) - 2x USB Host port - 1x USB Device port - 4x LEDs - 1x HDMI connector - 1x uSD connector - 3x buttons (Power, Vol+, Vol-/Reset) - WIFI, Bluetooth with integrated antenna - 8GiB eMMC
U-Boot boots chained with fastboot in 64-bit mode. For detailed build instructions see readme.txt in board directory.
Signed-off-by: Mateusz Kulikowski <mateusz.kulikowski@gmail.com> Tested-by: Simon Glass <sjg@chromium.org>
show more ...
|
| 40345e9e | 01-Apr-2016 |
Tom Rini <trini@konsulko.com> |
Merge branch 'master' of http://git.denx.de/u-boot-sunxi |
| 7adbd116 | 29-Mar-2016 |
Siarhei Siamashka <siarhei.siamashka@gmail.com> |
sunxi: Add Pine64+ support
The Pine64+ is a system based on the Allwinner A64 SoC. It is capable of running AArch64 code and thus is the first of its kind for the sunxi target.
This patch adds a de
sunxi: Add Pine64+ support
The Pine64+ is a system based on the Allwinner A64 SoC. It is capable of running AArch64 code and thus is the first of its kind for the sunxi target.
This patch adds a defconfig and device tree chunks for it.
Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com> [agraf: Change patch description] Signed-off-by: Alexander Graf <agraf@suse.de> Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
show more ...
|
| d96ebc46 | 29-Mar-2016 |
Siarhei Siamashka <siarhei.siamashka@gmail.com> |
sunxi: Add support for Allwinner A64 SoCs
The Allwinner A64 SoC is used in the Pine64. This patch adds all bits necessary to compile U-Boot for it running in AArch64 mode.
Unfortunately SPL is not
sunxi: Add support for Allwinner A64 SoCs
The Allwinner A64 SoC is used in the Pine64. This patch adds all bits necessary to compile U-Boot for it running in AArch64 mode.
Unfortunately SPL is not ready yet due to legal problems, so we need to boot using the binary boot0 for now.
Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com> [agraf: remove SPL code, move to AArch64] Signed-off-by: Alexander Graf <agraf@suse.de> Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
show more ...
|
| fa06f7ed | 29-Mar-2016 |
Chen-Yu Tsai <wens@csie.org> |
sunxi: Enable USB nodes for H8Homlet v2
This provides the minimal changes to the H8Homlet v2 dts to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu Tsai
sunxi: Enable USB nodes for H8Homlet v2
This provides the minimal changes to the H8Homlet v2 dts to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu Tsai <wens@csie.org> Reviewed-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
show more ...
|
| d02e6474 | 29-Mar-2016 |
Chen-Yu Tsai <wens@csie.org> |
sunxi: Enable USB on Cubietruck Plus
This provides the minimal changes to the Cubietruck Plus dts to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu Tsa
sunxi: Enable USB on Cubietruck Plus
This provides the minimal changes to the Cubietruck Plus dts to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu Tsai <wens@csie.org> Reviewed-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
show more ...
|
| b0bea667 | 29-Mar-2016 |
Chen-Yu Tsai <wens@csie.org> |
sunxi: Add USB and R_PIO nodes to sun8i-a83t.dtsi
This provides the minimal changes to the A83T dtsi to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu
sunxi: Add USB and R_PIO nodes to sun8i-a83t.dtsi
This provides the minimal changes to the A83T dtsi to enable USB in U-boot. It is not what will be submitted to the kernel.
Signed-off-by: Chen-Yu Tsai <wens@csie.org> Reviewed-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
show more ...
|
| 67bd9bb8 | 30-Mar-2016 |
Masahiro Yamada <yamada.masahiro@socionext.com> |
ARM: uniphier: enable eMMC on PH1-sLD3 reference board
On PH1-sLD3, eMMC and NAND are assigned to different I/O pins. Both devices can be enabled at the same time.
Signed-off-by: Masahiro Yamada <y
ARM: uniphier: enable eMMC on PH1-sLD3 reference board
On PH1-sLD3, eMMC and NAND are assigned to different I/O pins. Both devices can be enabled at the same time.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
show more ...
|