| 2ec3cec5 | 24-Jan-2024 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
feat(stm32mp21): add PWR registers file
Use the new file stm32mp21_pwr.h for STM32MP21 PWR peripheral registers definition. Update platform code for backup domain write protection disabling.
Change
feat(stm32mp21): add PWR registers file
Use the new file stm32mp21_pwr.h for STM32MP21 PWR peripheral registers definition. Update platform code for backup domain write protection disabling.
Change-Id: Iedfa764529bcd5119be8e94da7f7b84699e86086 Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com>
show more ...
|
| e577ca36 | 02-Feb-2024 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
docs(stm32mp2): introduce new STM32MP23 family
STM32MP23 is a derivative from STM32MP25. It comes in 3 different lines: - STM32MP235: Dual Cortex-A35 + Cortex-M33 - 2x Ethernet - 2x CAN FD
docs(stm32mp2): introduce new STM32MP23 family
STM32MP23 is a derivative from STM32MP25. It comes in 3 different lines: - STM32MP235: Dual Cortex-A35 + Cortex-M33 - 2x Ethernet - 2x CAN FD H264 - 3D GPU - AI / NN - LVDS / DSI - STM32MP233: Dual Cortex-A35 + Cortex-M33 - 2x Ethernet - 2x CAN FD - STM32MP231: Single Cortex-A35 + Cortex-M33 - 1x Ethernet
Change-Id: Iaf3dd7e0c1eda055063361af3c98855b1272d4c6 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com>
show more ...
|
| fa4acc2a | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
feat(st): adapt .stm32 file creation for clang
The LLVM/clang linker (ld.lld) does not genrate the same map file as GCC. Adapt the commands to retrieve the load address and entry point from this new
feat(st): adapt .stm32 file creation for clang
The LLVM/clang linker (ld.lld) does not genrate the same map file as GCC. Adapt the commands to retrieve the load address and entry point from this new file.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I54d18f01a96f14f2dc6d5844dc1e8085220706ae
show more ...
|
| 43560d8e | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
feat(st): adapt stm32 linker scripts for clang
With Clang, the address inside a section does not seem relative to its start address. Use ABSOLUTE keyword for those addresses. For stm32 binary contai
feat(st): adapt stm32 linker scripts for clang
With Clang, the address inside a section does not seem relative to its start address. Use ABSOLUTE keyword for those addresses. For stm32 binary containing BL2 and its DT, we can use that as PIE is not used (either disabled or used with BL2_IN_XIP_MEM). This is still working with GCC.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I4e06c8a72c41370695db27fb6c52414487dfae47
show more ...
|
| 67788359 | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
feat(st): update stm32 linker scripts
Remove an extra dot for the .data section. Use FILL(0) instead of *(.data*). There is nothing there matching this expression and was just use to have a filler.
feat(st): update stm32 linker scripts
Remove an extra dot for the .data section. Use FILL(0) instead of *(.data*). There is nothing there matching this expression and was just use to have a filler. Use explicit FILL(0) instead.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ib5fc7dcdfe2b34b6892602512b8ae4115d45f307
show more ...
|
| 454441e7 | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
fix(st): mark INCBIN-generated sections as SHF_ALLOC
This is the same as rk3399 patch[1], add "a" option for sections added to create stm32 file (containing BL2 and its DTB) in order to properly lin
fix(st): mark INCBIN-generated sections as SHF_ALLOC
This is the same as rk3399 patch[1], add "a" option for sections added to create stm32 file (containing BL2 and its DTB) in order to properly link with clang. This is still working with GCC.
[1]: 279cad8ed3 fix(rk3399): mark INCBIN-generated sections as SHF_ALLOC
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Id5db55580c9c156aa6bf616c7c09a9307bca85f9
show more ...
|
| ac9abe7e | 10-Dec-2024 |
Maxime Méré <maxime.mere@foss.st.com> |
feat(stm32mp2): disable PIE by default on STM32MP2 platform
Allow to disable ENABLE_PIE on STM32MP2. BL31 is loaded at the beginning of SYSRAM whatever the options set. Set ENABLE_PIE to 0 by defaul
feat(stm32mp2): disable PIE by default on STM32MP2 platform
Allow to disable ENABLE_PIE on STM32MP2. BL31 is loaded at the beginning of SYSRAM whatever the options set. Set ENABLE_PIE to 0 by default. This should allow us to reduce BL31 and BL2 size.
Change-Id: Ie8c83c9205e81301eb1fdcf24b94216172586630 Signed-off-by: Maxime Méré <maxime.mere@foss.st.com>
show more ...
|
| 7f41506f | 27-Jul-2022 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
feat(stm32mp2): add a runtime service for STGEN configuration
Other component such as OP-TEE may have the responsibility for STGEN configuration but updating Arm CNTFRQ can only be done from EL3. Th
feat(stm32mp2): add a runtime service for STGEN configuration
Other component such as OP-TEE may have the responsibility for STGEN configuration but updating Arm CNTFRQ can only be done from EL3. Therefore, implement a SiP SMC handler for this purpose and a runtime service to catch SIP SMCs.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Maxime Méré <maxime.mere@foss.st.com> Change-Id: I7854e1ae6328f149798b43d52bb1ecdf71a5aa69
show more ...
|