| #
4e9b4980 |
| 10-Jul-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "refactor(st): change suffix for SYSCFG functions" into integration
|
| #
4b1826c8 |
| 16-Jan-2024 |
Maxime Méré <maxime.mere@foss.st.com> |
refactor(st): change suffix for SYSCFG functions
This patch replaces the suffix "stm32mp1_" in the SYSCFG drivers with "stm32mp_". By using a common suffix for function names, we can avoid issues or
refactor(st): change suffix for SYSCFG functions
This patch replaces the suffix "stm32mp1_" in the SYSCFG drivers with "stm32mp_". By using a common suffix for function names, we can avoid issues or platform compilation flags when a driver needs to access SYSCFG across different platforms.
Signed-off-by: Maxime Méré <maxime.mere@foss.st.com> Change-Id: I24407852c085abd843ef4cdef235c022a5e57a85
show more ...
|
| #
d6ce9907 |
| 09-Dec-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "fix_misra_st_platform" into integration
* changes: fix(stm32mp1): rework DWL buffer cache invalidation fix(stm32mp1): add const for strings in stm32mp_get_soc_name()
Merge changes from topic "fix_misra_st_platform" into integration
* changes: fix(stm32mp1): rework DWL buffer cache invalidation fix(stm32mp1): add const for strings in stm32mp_get_soc_name() fix(st): use Boolean type for tests fix(st): rework secure-status check in fdt_get_status() fix(st): use indices when counting GPIOs in DT fix(st): add U suffix for unsigned numbers fix(st): explicitly check operators precedence
show more ...
|
| #
56048fe2 |
| 18-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
fix(st): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. This is done either by adding par
fix(st): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. This is done either by adding parentheses, or by creating dedicated variables to ease readability.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I5e3f191ee38eca7ef634bd7542e615ab625271f6
show more ...
|
| #
2ff6a49e |
| 22-Mar-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "stm32mp13" into integration
* changes: feat(stm32mp1): select platform compilation either by flag or DT feat(stm32mp1-fdts): add support for STM32MP13 DK board feat(s
Merge changes from topic "stm32mp13" into integration
* changes: feat(stm32mp1): select platform compilation either by flag or DT feat(stm32mp1-fdts): add support for STM32MP13 DK board feat(stm32mp1-fdts): add DDR support for STM32MP13 feat(stm32mp1-fdts): add st-io_policies node for STM32MP13 feat(stm32mp1): updates for STM32MP13 device tree compilation feat(stm32mp1-fdts): add DT files for STM32MP13 feat(dt-bindings): add TZC400 bindings for STM32MP13 feat(stm32mp1): add "Boot mode" management for STM32MP13 feat(stm32mp1): manage HSLV on STM32MP13 feat(stm32mp1): add sdmmc compatible in platform define feat(st-sdmmc2): allow compatible to be defined in platform code feat(stm32mp1): update IO compensation on STM32MP13 feat(stm32mp1): call pmic_voltages_init() in platform init feat(st-pmic): add pmic_voltages_init() function feat(stm32mp1): update CFG0 OTP for STM32MP13 feat(stm32mp1): usb descriptor update for STM32MP13 feat(st-clock): add clock driver for STM32MP13 feat(dt-bindings): add bindings for STM32MP13 feat(stm32mp1): get CPU info from SYSCFG on STM32MP13 feat(stm32mp1): use only one filter for TZC400 on STM32MP13 feat(stm32mp1): add a second fixed regulator feat(stm32mp1): adaptations for STM32MP13 image header feat(stm32mp1): update boot API for header v2.0 feat(stm32mp1): update IP addresses for STM32MP13 feat(stm32mp1): add part numbers for STM32MP13 feat(stm32mp1): chip rev. Z is 0x1001 on STM32MP13 feat(stm32mp1): update BACKUP_BOOT_MODE for STM32MP13 feat(stm32mp1): stm32mp_is_single_core() for STM32MP13 feat(stm32mp1): remove unsupported features on STM32MP13 feat(stm32mp1): update memory mapping for STM32MP13 feat(stm32mp1): introduce new flag for STM32MP13 feat(st): update stm32image tool for header v2
show more ...
|
| #
296ac801 |
| 03-Feb-2021 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(stm32mp1): add "Boot mode" management for STM32MP13
Add new APIs to enter and exit "boot mode".
In this mode a potential tamper won't block access or reset the secure IPs needed while boot, wi
feat(stm32mp1): add "Boot mode" management for STM32MP13
Add new APIs to enter and exit "boot mode".
In this mode a potential tamper won't block access or reset the secure IPs needed while boot, without this mode a dead lock may occurs.
Change-Id: Iad60d4a0420ec125b842a285f73a20eb54cd1828 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
show more ...
|
| #
fca10a8f |
| 12-Jan-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): manage HSLV on STM32MP13
On STM32MP13, the high speed mode for pads in low voltage is different from STM32MP15. Each peripheral supporting the feature has its own register. Special c
feat(stm32mp1): manage HSLV on STM32MP13
On STM32MP13, the high speed mode for pads in low voltage is different from STM32MP15. Each peripheral supporting the feature has its own register. Special care is taken for SDMMC peripherals. The HSLV mode is enabled only if the max voltage for the pads is lower or equal to 1.8V.
Change-Id: Id94d2cca17dd4aca4d764230a643b2bb9a5f3342 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
8e07ab5f |
| 17-Nov-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): update IO compensation on STM32MP13
On STM32MP13, two new SD1 and SD2 IO compensations cells are added, for SDMMC1 and SDMMC2. They have to be managed the same way as the main compen
feat(stm32mp1): update IO compensation on STM32MP13
On STM32MP13, two new SD1 and SD2 IO compensations cells are added, for SDMMC1 and SDMMC2. They have to be managed the same way as the main compensation cell.
Change-Id: Ib7aa648d65fc98e1613bfb46b0e7dd568fd21002 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
6512c3a6 |
| 21-Apr-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): get CPU info from SYSCFG on STM32MP13
The IDC register from DBGMCU is duplicated in SYSCFG. As SYSCFG is always accessible, get chip ID and revision ID from there on STM32MP13.
Chan
feat(stm32mp1): get CPU info from SYSCFG on STM32MP13
The IDC register from DBGMCU is duplicated in SYSCFG. As SYSCFG is always accessible, get chip ID and revision ID from there on STM32MP13.
Change-Id: Ib0b6e8f68a2934a45ec0012f69db6c12a60adb17 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
111a384c |
| 12-Feb-2020 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): remove unsupported features on STM32MP13
* GPIO: On STM32MP13, there are no banks GPIOJ, GPIOK and GPIOZ. * STM32MP13 is a single Cortex-A7 CPU: remove reset from MPU1 and reset fr
feat(stm32mp1): remove unsupported features on STM32MP13
* GPIO: On STM32MP13, there are no banks GPIOJ, GPIOK and GPIOZ. * STM32MP13 is a single Cortex-A7 CPU: remove reset from MPU1 and reset from MCU traces * There is no MCU on STM32MP13. Put MCU security management under STM32MP15 flag. * The authentication feature is not supported yet on STM32MP13, put the code under SPM32MP15 flag. * On STM32MP13, the monotonic counter is managed in ROM code, keep the monotonic counter update just for STM32MP15. * SYSCFG: put registers not present on STM32MP13 under STM32MP15 flag, as the code that manages them. * PMIC: use ldo3 during DDR configuration only for STM32MP15 * Reset UART pins on USB boot is no more required.
Change-Id: Iceba59484a9bb02828fe7e99f3ecafe69c837bc7 Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
show more ...
|
| #
884a6506 |
| 31-Jan-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-nvmem" into integration
* changes: feat(stm32mp1): manage monotonic counter feat(stm32mp1): new way to access platform OTP feat(stm32mp1-fdts): update NVMEM nodes
Merge changes from topic "st-nvmem" into integration
* changes: feat(stm32mp1): manage monotonic counter feat(stm32mp1): new way to access platform OTP feat(stm32mp1-fdts): update NVMEM nodes refactor(st-drivers): improve BSEC driver feat(stm32mp1-fdts): add nvmem_layout node and OTP definitions feat(stm32mp1): add NVMEM layout compatibility definition
show more ...
|
| #
ae3ce8b2 |
| 04-Nov-2019 |
Lionel Debieve <lionel.debieve@st.com> |
feat(stm32mp1): new way to access platform OTP
Use dt_find_otp_name() to retrieve platform OTP information from device tree, directly or through stm32_get_otp_index() and stm32_get_otp_value() platf
feat(stm32mp1): new way to access platform OTP
Use dt_find_otp_name() to retrieve platform OTP information from device tree, directly or through stm32_get_otp_index() and stm32_get_otp_value() platform services. String definitions replace hard-coded values, they are used to call this new function.
Change-Id: I81213e4a9ad08fddadc2c97b064ae057a4c79561 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
24dc0a28 |
| 24-Jan-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st_syscfg_updates" into integration
* changes: feat(stm32mp1): add helper to enable high speed mode in low voltage refactor(stm32mp1): add helpers for IO compensation c
Merge changes from topic "st_syscfg_updates" into integration
* changes: feat(stm32mp1): add helper to enable high speed mode in low voltage refactor(stm32mp1): add helpers for IO compensation cells feat(stm32mp1): use clk_enable/disable functions feat(stm32mp1): add timeout in IO compensation
show more ...
|
| #
dea02f4e |
| 12-Jan-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): add helper to enable high speed mode in low voltage
This new function is used to fill the register(s) responsible to enable high speed mode for pad in low voltage (<2.7V).
Change-Id
feat(stm32mp1): add helper to enable high speed mode in low voltage
This new function is used to fill the register(s) responsible to enable high speed mode for pad in low voltage (<2.7V).
Change-Id: Ib8abc6628bdf51bbe6a866bc6a9bcdeb4a84a8f4 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
1f4513cb |
| 16-Dec-2020 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): add helpers for IO compensation cells
Add enable_io_comp_cell and disable_io_comp_cell local helpers to enable or disable an IO compensation cell.
Change-Id: I65295298a7ece572ae
refactor(stm32mp1): add helpers for IO compensation cells
Add enable_io_comp_cell and disable_io_comp_cell local helpers to enable or disable an IO compensation cell.
Change-Id: I65295298a7ece572ae939e2db93d10b188de0f9e Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
c7a66e72 |
| 07-Feb-2020 |
Etienne Carriere <etienne.carriere@st.com> |
feat(stm32mp1): use clk_enable/disable functions
Use the clock framework functions in SYSCFG driver instead of dedicated functions.
Change-Id: Ifb50a5207e8cecef1c80d86e2de4d70ab6bf8b8b Signed-off-b
feat(stm32mp1): use clk_enable/disable functions
Use the clock framework functions in SYSCFG driver instead of dedicated functions.
Change-Id: Ifb50a5207e8cecef1c80d86e2de4d70ab6bf8b8b Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
de02e9b0 |
| 18-Nov-2019 |
Nicolas Le Bayon <nicolas.le.bayon@st.com> |
feat(stm32mp1): add timeout in IO compensation
Use a timeout during IO compensation enable function, when waiting for ready status. If timeout expires, print a warning message, to indicate that the
feat(stm32mp1): add timeout in IO compensation
Use a timeout during IO compensation enable function, when waiting for ready status. If timeout expires, print a warning message, to indicate that the SoC recommendation is not followed.
Change-Id: I98c7dcb1364b832f4f4b5fc9a0b85a3741a8af4b Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
365e0f77 |
| 01-Jul-2021 |
Mark Dykes <mark.dykes@arm.com> |
Merge changes from topic "st_fixes" into integration
* changes: fix(plat/st): correct IO compensation disabling fix(plat/st): correct BSEC error code management fix(drivers/st/pmic): missing e
Merge changes from topic "st_fixes" into integration
* changes: fix(plat/st): correct IO compensation disabling fix(plat/st): correct BSEC error code management fix(drivers/st/pmic): missing error check fix(drivers/st/pmic): initialize i2c_state fix(drivers/st/clk): use correct return value
show more ...
|
| #
c2d18ca8 |
| 26-Oct-2020 |
Yann Gautier <yann.gautier@st.com> |
fix(plat/st): correct IO compensation disabling
In stm32mp1_syscfg_disable_io_compensation(), to disable the IO compensation cell, we have to set the corresponding bit in SYSCFG_CMPENCLRR register,
fix(plat/st): correct IO compensation disabling
In stm32mp1_syscfg_disable_io_compensation(), to disable the IO compensation cell, we have to set the corresponding bit in SYSCFG_CMPENCLRR register, instead of clearing the bit in SETR register.
Change-Id: I510a50451f8afb9e98c24e1ea84efbf73a39e6b4 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
80d9cf78 |
| 13-Oct-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "stm32mp1_plat_updates" into integration
* changes: docs: update STM32MP1 with versions details stm32mp1: get peripheral base address from a define stm32mp1: add finis
Merge changes from topic "stm32mp1_plat_updates" into integration
* changes: docs: update STM32MP1 with versions details stm32mp1: get peripheral base address from a define stm32mp1: add finished good variant in board identifier
show more ...
|
| #
ade9ce03 |
| 05-May-2020 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: get peripheral base address from a define
Retrieve peripheral base address from a define instead of parsing the device tree. The goal is to improve execution time.
Signed-off-by: Pascal P
stm32mp1: get peripheral base address from a define
Retrieve peripheral base address from a define instead of parsing the device tree. The goal is to improve execution time.
Signed-off-by: Pascal Paillet <p.paillet@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I2588c53ad3d4abcc3d7fe156458434a7940dd72b
show more ...
|
| #
fc3c382f |
| 19-Jun-2019 |
John Tsichritzis <john.tsichritzis@arm.com> |
Merge changes from topic "yg/clk_syscfg_dt" into integration
* changes: fdts: stm32mp1: realign device tree files with internal devs stm32mp1: increase device tree size to 20kB stm32mp1: make
Merge changes from topic "yg/clk_syscfg_dt" into integration
* changes: fdts: stm32mp1: realign device tree files with internal devs stm32mp1: increase device tree size to 20kB stm32mp1: make dt_get_stdout_node_offset() static stm32mp1: use unsigned values for SDMMC defines stm32mp1: remove useless LIBFDT_SRCS from PLAT_BL_COMMON_SOURCES stm32mp1: update doc for U-Boot compilation stm32mp1: add general SYSCFG management stm32mp1: move stm32_get_gpio_bank_clock() to private file clk: stm32mp1: correctly handle Clock Spreading Generator clk: stm32mp1: use defines for mask values in stm32mp1_clk_sel array clk: stm32mp1: move oscillator functions to generic file arch: add some defines for generic timer registers
show more ...
|
| #
f33b2433 |
| 20-May-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: add general SYSCFG management
The system configuration controller is mainly used to manage the compensation cell and other IOs and system related settings.
The SYSCFG driver is in charge
stm32mp1: add general SYSCFG management
The system configuration controller is mainly used to manage the compensation cell and other IOs and system related settings.
The SYSCFG driver is in charge of configuring masters on the interconnect, IO compensation, low voltage boards, or pull-ups for boot pins. All other configurations should be handled in Linux drivers requiring it.
Device tree files are also updated to manage vdd-supply regulator.
Change-Id: I10fb513761a7d1f2b7afedca9c723ad9d1bccf42 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|