| #
7805999e |
| 05-Sep-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st-nand-updates" into integration
* changes: feat(stm32mp1): allow to override MTD base offset feat(stm32mp1): manage second NAND OTP on STM32MP13 feat(stm32mp1): add
Merge changes from topic "st-nand-updates" into integration
* changes: feat(stm32mp1): allow to override MTD base offset feat(stm32mp1): manage second NAND OTP on STM32MP13 feat(stm32mp1): add define for external scratch buffer for nand devices feat(mtd): add platform function to allow using external buffer feat(libc): introduce __maybe_unused
show more ...
|
| #
d3434dca |
| 18-Aug-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(stm32mp1): manage second NAND OTP on STM32MP13
On STM32MP13, 2 OTP fuses can be used to configure NAND devices. By default OTP CFG9 is used for sNAND. A new OTP (CFG10) is used to configure raw
feat(stm32mp1): manage second NAND OTP on STM32MP13
On STM32MP13, 2 OTP fuses can be used to configure NAND devices. By default OTP CFG9 is used for sNAND. A new OTP (CFG10) is used to configure raw NAND. Thanks to bit 0 of CFG10 OTP, this default configuration can be switched. For sNAND on STM32MP13, the NAND_PARAM_STORED_IN_OTP is not used. The sNAND parameters have to be taken from OTP bits.
Change-Id: Ib95e0f9b9e66179a58b07f723ea01dce68b96475 Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| #
9ee2510b |
| 13-Apr-2021 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add define for external scratch buffer for nand devices
Override the default platform function to use an external buffer on STM32MP13 platform. It allows to use a temporary buffer lo
feat(stm32mp1): add define for external scratch buffer for nand devices
Override the default platform function to use an external buffer on STM32MP13 platform. It allows to use a temporary buffer located at the SRAM1 memory end.
Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com> Change-Id: Ibd84bb336c60af24608268916b3a18bb5a0fa3db
show more ...
|
| #
8d9c1b3c |
| 16-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-format-signedness" into integration
* changes: feat(stm32mp1): enable format-signedness warning fix(stm32mp1): correct types in messages fix(st-pmic): correct verb
Merge changes from topic "st-format-signedness" into integration
* changes: feat(stm32mp1): enable format-signedness warning fix(stm32mp1): correct types in messages fix(st-pmic): correct verbose message fix(st-sdmmc2): correct cmd_idx type in messages fix(st-fmc): fix type in message fix(mtd): correct types in messages fix(usb): correct type in message fix(tzc400): correct message with filter fix(psci): correct parent_node type in messages fix(libc): correct some messages fix(fconf): correct image_id type in messages fix(bl2): correct messages with image_id
show more ...
|
| #
43bbdca0 |
| 14-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): correct types in messages
Avoid warnings when -Wformat-signedness is enabled.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I0ca41cb96826b4f7f9bcf77909fad110325c1e91
|
| #
2165f97e |
| 11-Feb-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "feat(common): add SZ_* macros" into integration
|
| #
1af59c45 |
| 08-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(common): add SZ_* macros
Add the SZ_* macros from 32 to 2G. This allows removing some defines in raw NAND driver and STM32MP1 boot device selection code.
Change-Id: I3c4d4959b0f43e785eeb37a43d
feat(common): add SZ_* macros
Add the SZ_* macros from 32 to 2G. This allows removing some defines in raw NAND driver and STM32MP1 boot device selection code.
Change-Id: I3c4d4959b0f43e785eeb37a43d03b2906b7fcfbc Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Vishnu Banavath <vishnu.banavath@arm.com> Signed-off-by: Arpita S.K <Arpita.S.K@arm.com>
show more ...
|
| #
884a6506 |
| 31-Jan-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-nvmem" into integration
* changes: feat(stm32mp1): manage monotonic counter feat(stm32mp1): new way to access platform OTP feat(stm32mp1-fdts): update NVMEM nodes
Merge changes from topic "st-nvmem" into integration
* changes: feat(stm32mp1): manage monotonic counter feat(stm32mp1): new way to access platform OTP feat(stm32mp1-fdts): update NVMEM nodes refactor(st-drivers): improve BSEC driver feat(stm32mp1-fdts): add nvmem_layout node and OTP definitions feat(stm32mp1): add NVMEM layout compatibility definition
show more ...
|
| #
ae3ce8b2 |
| 04-Nov-2019 |
Lionel Debieve <lionel.debieve@st.com> |
feat(stm32mp1): new way to access platform OTP
Use dt_find_otp_name() to retrieve platform OTP information from device tree, directly or through stm32_get_otp_index() and stm32_get_otp_value() platf
feat(stm32mp1): new way to access platform OTP
Use dt_find_otp_name() to retrieve platform OTP information from device tree, directly or through stm32_get_otp_index() and stm32_get_otp_value() platform services. String definitions replace hard-coded values, they are used to call this new function.
Change-Id: I81213e4a9ad08fddadc2c97b064ae057a4c79561 Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
e672698c |
| 27-Jan-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st-clk-updates" into integration
* changes: refactor(st-clock): update STGEN management feat(st-clock): assign clocks to the correct BL feat(st-clock): do not refcoun
Merge changes from topic "st-clk-updates" into integration
* changes: refactor(st-clock): update STGEN management feat(st-clock): assign clocks to the correct BL feat(st-clock): do not refcount on non-secure clocks in bl32 feat(st-clock): define secure and non-secure gate clocks refactor(stm32mp1): remove unused refcount helper functions fix(stm32mp1): add missing debug.h refactor(st-clock): use refcnt instead of secure status
show more ...
|
| #
356ed961 |
| 27-Jan-2022 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp1): add missing debug.h
Due to stm32mp_shres_helpers.h removal, the debug.h header is no more included. It should then be added to stm32mp1_boot_device.c.
Signed-off-by: Yann Gautier <ya
fix(stm32mp1): add missing debug.h
Due to stm32mp_shres_helpers.h removal, the debug.h header is no more included. It should then be added to stm32mp1_boot_device.c.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I397911ac05fdff464c010cf3b2e04320a781b4aa
show more ...
|
| #
c1f118f1 |
| 29-Jan-2020 |
Soby Mathew <soby.mathew@arm.com> |
Merge "Enable -Wredundant-decls warning check" into integration
|
| #
ca661a00 |
| 23-Dec-2019 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Enable -Wredundant-decls warning check
This flag warns if anything is declared more than once in the same scope, even in cases where multiple declaration is valid and changes nothing.
Consequently,
Enable -Wredundant-decls warning check
This flag warns if anything is declared more than once in the same scope, even in cases where multiple declaration is valid and changes nothing.
Consequently, this patch also fixes the issues reported by this flag. Consider the following two lines of code from two different source files(bl_common.h and bl31_plat_setup.c):
IMPORT_SYM(uintptr_t, __RO_START__, BL_CODE_BASE); IMPORT_SYM(unsigned long, __RO_START__, BL2_RO_BASE);
The IMPORT_SYM macro which actually imports a linker symbol as a C expression. The macro defines the __RO_START__ as an extern variable twice, one for each instance. __RO_START__ symbol is defined by the linker script to mark the start of the Read-Only area of the memory map.
Essentially, the platform code redefines the linker symbol with a different (relevant) name rather than using the standard symbol. A simple solution to fix this issue in the platform code for redundant declarations warning is to remove the second IMPORT_SYM and replace it with following assignment
static const unsigned long BL2_RO_BASE = BL_CODE_BASE;
Change-Id: If4835d1ee462d52b75e5afd2a59b64828707c5aa Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| #
0a910952 |
| 20-Jan-2020 |
Soby Mathew <soby.mathew@arm.com> |
Merge changes from topic "ld/mtd_framework" into integration
* changes: doc: stm32mp1: Update build command line fdts: stm32mp1: remove second QSPI flash instance stm32mp1: Add support for SPI
Merge changes from topic "ld/mtd_framework" into integration
* changes: doc: stm32mp1: Update build command line fdts: stm32mp1: remove second QSPI flash instance stm32mp1: Add support for SPI-NOR boot device stm32mp1: Add support for SPI-NAND boot device spi: stm32_qspi: Add QSPI support fdts: stm32mp1: update for FMC2 pin muxing stm32mp1: Add support for raw NAND boot device fmc: stm32_fmc2_nand: Add FMC2 driver support stm32mp1: Reduce MAX_XLAT_TABLES to 4 io: stm32image: fix device_size type stm32mp: add DT helper for reg by name stm32mp1: add compilation flags for boot devices lib: utils_def: add CLAMP macro compiler_rt: Import popcountdi2.c and popcountsi2.c files Add SPI-NOR framework Add SPI-NAND framework Add SPI-MEM framework Add raw NAND framework
show more ...
|
| #
b1b218fb |
| 25-Sep-2019 |
Lionel Debieve <lionel.debieve@st.com> |
stm32mp1: Add support for SPI-NOR boot device
STM32MP1 platform is able to boot from SPI-NOR devices. These modifications add this support using the new SPI-NOR framework.
Change-Id: I75ff9eba4661f
stm32mp1: Add support for SPI-NOR boot device
STM32MP1 platform is able to boot from SPI-NOR devices. These modifications add this support using the new SPI-NOR framework.
Change-Id: I75ff9eba4661f9fb87ce24ced2bacbf8558ebe44 Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| #
57044228 |
| 24-Sep-2019 |
Lionel Debieve <lionel.debieve@st.com> |
stm32mp1: Add support for SPI-NAND boot device
STM32MP1 platform is able to boot from SPI-NAND devices. These modifications add this support using the new SPI-NAND framework.
Change-Id: I0d5448bdc4
stm32mp1: Add support for SPI-NAND boot device
STM32MP1 platform is able to boot from SPI-NAND devices. These modifications add this support using the new SPI-NAND framework.
Change-Id: I0d5448bdc4bde153c1209e8043846c0f935ae5ba Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| #
12e21dfd |
| 04-Nov-2019 |
Lionel Debieve <lionel.debieve@st.com> |
stm32mp1: Add support for raw NAND boot device
STM32MP1 platform is able to boot from raw NAND devices. These modifications add this support using the new raw NAND framework.
Change-Id: I9e9c2b0393
stm32mp1: Add support for raw NAND boot device
STM32MP1 platform is able to boot from raw NAND devices. These modifications add this support using the new raw NAND framework.
Change-Id: I9e9c2b03930f98a5ac23f2b6b41945bef43e5043 Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|