| #
a430382f |
| 16-Mar-2022 |
Yann Gautier <yann.gautier@foss.st.com> |
refactor(st): add common mk files
Group configuration that could be common to several ST platforms. Two common makefiles are created: common.mk for definitions and files to compile, and common_rules
refactor(st): add common mk files
Group configuration that could be common to several ST platforms. Two common makefiles are created: common.mk for definitions and files to compile, and common_rules.mk that gathers makefile compilation rules.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I7ea9b75c78e7d916854cdd984bbf921b1a46ebc4
show more ...
|
| #
a4c69581 |
| 15-Mar-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3" into integration
|
| #
42d4d3ba |
| 22-Nov-2022 |
Arvind Ram Prakash <arvind.ramprakash@arm.com> |
refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3
BL2_AT_EL3 is an overloaded macro which has two uses: 1. When BL2 is entry point into TF-A(no BL1) 2. When BL2 is runnin
refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3
BL2_AT_EL3 is an overloaded macro which has two uses: 1. When BL2 is entry point into TF-A(no BL1) 2. When BL2 is running at EL3 exception level These two scenarios are not exactly same even though first implicitly means second to be true. To distinguish between these two use cases we introduce new macros. BL2_AT_EL3 is renamed to RESET_TO_BL2 to better convey both 1. and 2. Additional macro BL2_RUNS_AT_EL3 is added to cover all scenarious where BL2 runs at EL3 (including four world systems).
BREAKING CHANGE: BL2_AT_EL3 renamed to RESET_TO_BL2 across the repository.
Change-Id: I477e1d0f843b44b799c216670e028fcb3509fb72 Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Signed-off-by: Maksims Svecovs <maksims.svecovs@arm.com>
show more ...
|
| #
766d78b1 |
| 27-Feb-2023 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "mbedtls3_support" into integration
* changes: feat(stm32mp1): add mbedtls-3.3 support config refactor(fvp): minor cleanup with TRUSTED_BOARD_BOOT style(crypto): add b
Merge changes from topic "mbedtls3_support" into integration
* changes: feat(stm32mp1): add mbedtls-3.3 support config refactor(fvp): minor cleanup with TRUSTED_BOARD_BOOT style(crypto): add braces for if statement feat(fvp): increase BL1_RW and BL2 size feat(mbedtls): add support for mbedtls-3.3 refactor(crypto): avoid using struct mbedtls_pk_rsassa_pss_options refactor(mbedtls): avoid including MBEDTLS_CONFIG_FILE
show more ...
|
| #
c9498c8f |
| 23-Jan-2023 |
Govindraj Raja <govindraj.raja@arm.com> |
feat(stm32mp1): add mbedtls-3.3 support config
Add stm32mp1_mbedtls_config-3.h config file for stm32mp1 builds with mbedtls-3.3
Change-Id: I4581cb0ea7b2c7022e71aefd7ff05ee3a72f5883 Signed-off-by: G
feat(stm32mp1): add mbedtls-3.3 support config
Add stm32mp1_mbedtls_config-3.h config file for stm32mp1 builds with mbedtls-3.3
Change-Id: I4581cb0ea7b2c7022e71aefd7ff05ee3a72f5883 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| #
7f31629d |
| 16-Jan-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "deprecate_io_drivers" into integration
* changes: refactor(st): remove unused io_mmc driver docs: deprecate io_dummy driver
|
| #
69544959 |
| 22-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(st): remove unused io_mmc driver
This driver was used when STM32MP_USE_STM32IMAGE was enabled. This flag is now removed, so the ST io_mmc driver can now be removed.
Signed-off-by: Yann Gau
refactor(st): remove unused io_mmc driver
This driver was used when STM32MP_USE_STM32IMAGE was enabled. This flag is now removed, so the ST io_mmc driver can now be removed.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I3c1280dec8926b921534c81e143e86cfe6d4ee0d
show more ...
|
| #
5fab71a7 |
| 14-Nov-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE" into integration
|
| #
981b9dcb |
| 14-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562259 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
c3170fd8 |
| 14-Nov-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "stm32mp1-trusted-boot" into integration
* changes: docs(st): update documentation for TRUSTED_BOARD_BOOT fix(build): ensure that the correct rule is called for tools
Merge changes from topic "stm32mp1-trusted-boot" into integration
* changes: docs(st): update documentation for TRUSTED_BOARD_BOOT fix(build): ensure that the correct rule is called for tools feat(stm32mp1): add the platform specific build for tools fix(stm32mp13-fdts): remove secure status feat(stm32mp1-fdts): add CoT and fuse references for authentication feat(stm32mp1): add a check on TRUSTED_BOARD_BOOT with secure chip feat(stm32mp1): add the decryption support feat(stm32mp1): add the TRUSTED_BOARD_BOOT support feat(stm32mp1): update ROM code API for header v2 management feat(stm32mp1): remove unused function from boot API refactor(stm32mp1): remove authentication using STM32 image mode fix(fconf): fix type error displaying disable_auth feat(tbbr): increase PK_DER_LEN size fix(auth): correct sign-compare warning feat(auth): allow to verify PublicKey with platform format PK feat(cert-create): update for ECDSA brainpoolP256r/t1 support feat(stm32mp1): add RNG initialization in BL2 for STM32MP13 feat(st-crypto): remove BL32 HASH driver usage feat(stm32mp1): add a stm32mp crypto library feat(st-crypto): add STM32 RNG driver feat(st-crypto): add AES decrypt/auth by SAES IP feat(st-crypto): add ECDSA signature check with PKA feat(st-crypto): update HASH for new hardware version used in STM32MP13
show more ...
|
| #
cd791164 |
| 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add the decryption support
Add the decryption support for STM32MP1 binaries. Decryption is limited to the BL32 loaded images.
Limitation: STM32MP15 doesn't support the feature.
Cha
feat(stm32mp1): add the decryption support
Add the decryption support for STM32MP1 binaries. Decryption is limited to the BL32 loaded images.
Limitation: STM32MP15 doesn't support the feature.
Change-Id: I96800bac7b22109f8471eb2953fc0dc269fc4fd1 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| #
beb625f9 |
| 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add the TRUSTED_BOARD_BOOT support
Add the support of the TRUSTED_BOARD_BOOT to authenticate the loaded FIP using platform CoT management. It adds TBB platform definition, redefining
feat(stm32mp1): add the TRUSTED_BOARD_BOOT support
Add the support of the TRUSTED_BOARD_BOOT to authenticate the loaded FIP using platform CoT management. It adds TBB platform definition, redefining the standard image ID in order to decrease requested size in BL2 binary. Authentication will use mbedTLS library for parsing certificate configured with a platform configuration.
Change-Id: I9da66b915c5e9e9293fccfce92bef2434da1e430 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| #
87dfbd71 |
| 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
refactor(stm32mp1): remove authentication using STM32 image mode
Remove deprecated authentication mode to use the FIP authentication based on TBBR requirements. It will use the new crypto library.
refactor(stm32mp1): remove authentication using STM32 image mode
Remove deprecated authentication mode to use the FIP authentication based on TBBR requirements. It will use the new crypto library.
Change-Id: I95c7baa64ba42c370ae136f59781f2a7a4c7f507 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| #
27423744 |
| 02-Dec-2020 |
Nicolas Le Bayon <nicolas.le.bayon@foss.st.com> |
feat(stm32mp1): add RNG initialization in BL2 for STM32MP13
Initialize RNG driver at platform level for STM32MP13.
Change-Id: I64832de43e5f6559a12e26680142db54c88f0b9e Signed-off-by: Nicolas Le Bay
feat(stm32mp1): add RNG initialization in BL2 for STM32MP13
Initialize RNG driver at platform level for STM32MP13.
Change-Id: I64832de43e5f6559a12e26680142db54c88f0b9e Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>
show more ...
|
| #
ad3e46a3 |
| 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add a stm32mp crypto library
Add the crypto library for STM32MP1 to use STM32 hardware accelerators.
Change-Id: I0bbb941001242a6fdc47514ab3efe07b12249285 Signed-off-by: Nicolas Toro
feat(stm32mp1): add a stm32mp crypto library
Add the crypto library for STM32MP1 to use STM32 hardware accelerators.
Change-Id: I0bbb941001242a6fdc47514ab3efe07b12249285 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| #
68039f2d |
| 22-Dec-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(st-crypto): update HASH for new hardware version used in STM32MP13
Introduce new flag to manage hardware version. STM32MP15 currently uses the HASH_V2 and STM32MP13 uses the HASH_V4. For STM32_
feat(st-crypto): update HASH for new hardware version used in STM32MP13
Introduce new flag to manage hardware version. STM32MP15 currently uses the HASH_V2 and STM32MP13 uses the HASH_V4. For STM32_HASH_V4: remove MD5 algorithm (no more supported) and add SHA384 and SHA512.
For STM32_HASH_V2: no change.
Change-Id: I3a9ae9e38249a2421c657232cb0877004d04dae1 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| #
e8f4ec1a |
| 03-Oct-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st_uart_updates" into integration
* changes: feat(stm32mp1): add early console in SP_min feat(st): properly manage early console feat(st-uart): manage STM32MP_RECONFI
Merge changes from topic "st_uart_updates" into integration
* changes: feat(stm32mp1): add early console in SP_min feat(st): properly manage early console feat(st-uart): manage STM32MP_RECONFIGURE_CONSOLE docs(st): introduce STM32MP_RECONFIGURE_CONSOLE feat(st): add trace for early console fix(stm32mp1): enable crash console in FIQ handler feat(st-uart): add initialization with the device tree refactor(stm32mp1): move DT_UART_COMPAT in include file feat(stm32mp1): configure the serial boot load address fix(stm32mp1): update the FIP load address for serial boot refactor(st): configure baudrate for UART programmer refactor(st-uart): compute the over sampling dynamically
show more ...
|
| #
5223d880 |
| 13-Sep-2022 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(st): properly manage early console
The new flag STM32MP_RECONFIGURE_CONSOLE is managed in platform.mk. It is used in stm32mp_setup_early_console() when calling plat_crash_console_init(). This c
feat(st): properly manage early console
The new flag STM32MP_RECONFIGURE_CONSOLE is managed in platform.mk. It is used in stm32mp_setup_early_console() when calling plat_crash_console_init(). This call is also under: "#if defined(IMAGE_BL2)" as this crash console init shouldn't be done by default in BL32.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: Ib6b89db83d80095b662a2016e18ceb3fa8668435
show more ...
|
| #
4b2f23e5 |
| 15-Mar-2022 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
feat(stm32mp1): configure the serial boot load address
For product with 128MB DDR size, the OP-TEE is located at the end of the DDR and the FIP can't be loaded at the default location because it ove
feat(stm32mp1): configure the serial boot load address
For product with 128MB DDR size, the OP-TEE is located at the end of the DDR and the FIP can't be loaded at the default location because it overlap the OP-TEE final location. So the default value for DWL_BUFFER_BASE is invalid.
To avoid this conflict the serial boot load address = DWL_BUFFER_BASE can be modified with a configuration flags.
Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Change-Id: Ie27b87c10c57fea5d4c6200ce4f624e775b9a080
show more ...
|
| #
7805999e |
| 05-Sep-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st-nand-updates" into integration
* changes: feat(stm32mp1): allow to override MTD base offset feat(stm32mp1): manage second NAND OTP on STM32MP13 feat(stm32mp1): add
Merge changes from topic "st-nand-updates" into integration
* changes: feat(stm32mp1): allow to override MTD base offset feat(stm32mp1): manage second NAND OTP on STM32MP13 feat(stm32mp1): add define for external scratch buffer for nand devices feat(mtd): add platform function to allow using external buffer feat(libc): introduce __maybe_unused
show more ...
|
| #
e0bbc190 |
| 13-Jan-2021 |
Lionel Debieve <lionel.debieve@st.com> |
feat(stm32mp1): allow to override MTD base offset
Add an external parameter STM32MP_FORCE_MTD_START_OFFSET that allows to override the default FIP offset used to read the first programmed image. It
feat(stm32mp1): allow to override MTD base offset
Add an external parameter STM32MP_FORCE_MTD_START_OFFSET that allows to override the default FIP offset used to read the first programmed image. It can be used for NOR, RAW_NAND or SPI_NAND boot device.
Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: Ibe664aae0e5ee90dd6629e544c9e034d751fffed
show more ...
|
| #
c1522768 |
| 01-Aug-2022 |
Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
Merge changes from topic "st_fip_uuid" into integration
* changes: feat(stm32mp1): retrieve FIP partition by type UUID feat(guid-partition): allow to find partition by type UUID refactor(stm32
Merge changes from topic "st_fip_uuid" into integration
* changes: feat(stm32mp1): retrieve FIP partition by type UUID feat(guid-partition): allow to find partition by type UUID refactor(stm32mp1): update PLAT_PARTITION_MAX_ENTRIES
show more ...
|
| #
8fc6fb5c |
| 30-Jun-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): update PLAT_PARTITION_MAX_ENTRIES
Fix the maximum partition number to a default value. It must also take care of the extra partition when FWU feature is enabled.
Change-Id: Ib64
refactor(stm32mp1): update PLAT_PARTITION_MAX_ENTRIES
Fix the maximum partition number to a default value. It must also take care of the extra partition when FWU feature is enabled.
Change-Id: Ib64b1f19f1f0514f7e89d35fc367facd6df54bed Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
06526962 |
| 30-Jun-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "feat(stm32mp15): manage OP-TEE shared memory" into integration
|
| #
722ca35e |
| 30-Jun-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp15): manage OP-TEE shared memory
On STM32MP15, there is currently an OP-TEE shared memory area at the end of the DDR. But this area will in term be removed. To allow a smooth transition,
feat(stm32mp15): manage OP-TEE shared memory
On STM32MP15, there is currently an OP-TEE shared memory area at the end of the DDR. But this area will in term be removed. To allow a smooth transition, a new flag is added (STM32MP15_OPTEE_RSV_SHM). It reflects the OP-TEE flag: CFG_CORE_RESERVED_SHM. The flag is enabled by default (no behavior change). It will be set to 0 when OP-TEE is aligned, and then later be removed.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I91146cd8a26a24be22143c212362294c1e880264
show more ...
|