| #
e14ae4b3 |
| 06-Jan-2025 |
Saivardhan Thatikonda <saivardhan.thatikonda@amd.com> |
fix(xilinx): dcc console tests failing
The commit a6485b2b3b2c ("refactor(delay-timer): add timer callback functions") is breaking DCC console due to uninitialized timer ops structure. Fix it by mov
fix(xilinx): dcc console tests failing
The commit a6485b2b3b2c ("refactor(delay-timer): add timer callback functions") is breaking DCC console due to uninitialized timer ops structure. Fix it by moving generic delay timer init prior to console setup to make sure that time is setup before DCC console setup.
Fixes: a6485b2b3b2c ("refactor(delay-timer): add timer callback functions")
Change-Id: I67910332773741c0b08f02feb232efab6356db12 Signed-off-by: Saivardhan Thatikonda <saivardhan.thatikonda@amd.com>
show more ...
|
| #
9ef62bd8 |
| 23-Dec-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(versal): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal2): typecast expressions to match data type fix(versal-net): typecast expressions to match data type fix(versal): typecast expressions to match data type fix(xilinx): typecast expressions to match data type fix(zynqmp): typecast expressions to match data type fix(zynqmp): align essential type categories fix(zynqmp): typecast expression to match data type fix(xilinx): typecast expression to match data type
show more ...
|
| #
07be78d5 |
| 24-Oct-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(versal2): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a
fix(versal2): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a different essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I37ec9f8d716347df9acea5eb084f5a423a32a058 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a539dce9 |
| 29-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix(versal): explicitly check operators precedence fix(xilinx): explicitly check operators precedence fix(zynqmp): explicitly check operators precedence fix(versal2): add const qualifier fix(versal): add const qualifier fix(zynqmp): add const qualifier
show more ...
|
| #
15a9e381 |
| 14-Oct-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(versal2): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression i
fix(versal2): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in parentheses to maintain the precedence.
Change-Id: I33028cf220fa0768f8f266db294c42810f62b61c Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
4aa24633 |
| 22-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(amd): populate handoff from TL" into integration
|
| #
1fbe81fe |
| 09-Aug-2024 |
Amit Nagal <amit.nagal@amd.com> |
feat(amd): populate handoff from TL
Handoff structures are populated by executable entry point information tag based bl32/bl33 entries present in transfer list.
The upstream code is having problem
feat(amd): populate handoff from TL
Handoff structures are populated by executable entry point information tag based bl32/bl33 entries present in transfer list.
The upstream code is having problem with the last TL entry particularly when the tags for two entries are same. While tlc tool dumps all entries correctly, transfer_list_dump() in upstream code does not provide information about the last entry in TL.
Enabling TRANSFER_LIST also enables BL1_SOURCES and BL2_SOURCES in transfer_list.mk thereby enabling bl1/bl2 builds. bl1/bl2 builds are disabled by turning off NEED_BL1/NEED_BL2 build flags.
Change-Id: I55ddccc1ab266cc5a609423d304a5e5c282e17f6 Signed-off-by: Amit Nagal <amit.nagal@amd.com>
show more ...
|
| #
82a530f4 |
| 18-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_versal2_changes" into integration
* changes: feat(versal2): support dynamic XLAT tables fix(versal2): update check for TRANSFER_LIST macro
|
| #
9aa71f48 |
| 11-Sep-2024 |
Akshay Belsare <akshay.belsare@amd.com> |
feat(versal2): support dynamic XLAT tables
Enable support for Dynamic XLAT Tables by default for AMD Versal Gen 2 Platform.
Change-Id: I532d9b208b0e7d8a7b1ffad741cc6c1cec0bd2ab Signed-off-by: Aksha
feat(versal2): support dynamic XLAT tables
Enable support for Dynamic XLAT Tables by default for AMD Versal Gen 2 Platform.
Change-Id: I532d9b208b0e7d8a7b1ffad741cc6c1cec0bd2ab Signed-off-by: Akshay Belsare <akshay.belsare@amd.com>
show more ...
|
| #
8ee65344 |
| 16-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_console_changes" into integration
* changes: feat(xilinx): add none console feat(versal2): add dtb & runtime console feat(versal-net): add DTB console t
Merge changes from topic "xlnx_fix_plat_console_changes" into integration
* changes: feat(xilinx): add none console feat(versal2): add dtb & runtime console feat(versal-net): add DTB console to platform.mk feat(versal-net): dedicate console for boot and runtime feat(versal): add DTB console to platform.mk feat(versal): dedicate console for boot and runtime refactor(xilinx): register runtime console directly refactor(xilinx): console registration through console holder structure feat(zynqmp): add DTB console to platform.mk feat(zynqmp): dedicate console for boot and runtime fix(xilinx): dcc to support runtime console scope refactor(xilinx): create generic function for DT console refactor(xilinx): rename setup_runtime_console to generic chore(xilinx): rename console variables chore(xilinx): rename runtime console to DT console
show more ...
|
| #
11964742 |
| 01-Jul-2024 |
Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com> |
feat(versal2): add dtb & runtime console
Modified platform.mk and bl31_setup to invoke setup_console and runtime_console to support dtb console parsing and runtime.
Change-Id: I68c2fffd90e38274cfa
feat(versal2): add dtb & runtime console
Modified platform.mk and bl31_setup to invoke setup_console and runtime_console to support dtb console parsing and runtime.
Change-Id: I68c2fffd90e38274cfad4f85dd51c722fae0ee89 Signed-off-by: Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com>
show more ...
|
| #
238eb542 |
| 23-Sep-2024 |
Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com> |
fix(xilinx): dcc to support runtime console scope
DCC driver to support boot and runtime console scope switch for dedicated boot and runtime consoles.
Change-Id: I7769dc44860a5fda99ca42ce17a3a60092
fix(xilinx): dcc to support runtime console scope
DCC driver to support boot and runtime console scope switch for dedicated boot and runtime consoles.
Change-Id: I7769dc44860a5fda99ca42ce17a3a6009288d7e7 Signed-off-by: Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com>
show more ...
|
| #
ebc9ddba |
| 07-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_unused_param" into integration
* changes: fix(versal2): declare unused parameters as void fix(versal-net): declare unused parameters as void fix(versal): dec
Merge changes from topic "xlnx_fix_unused_param" into integration
* changes: fix(versal2): declare unused parameters as void fix(versal-net): declare unused parameters as void fix(versal): declare unused parameters as void fix(xilinx): declare unused parameters as void fix(zynqmp): declare unused parameters as void
show more ...
|
| #
851df3c8 |
| 01-Oct-2024 |
Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com> |
fix(versal2): declare unused parameters as void
This corrects the MISRA violation C2012-2.7: There should be no unused parameters in functions. Declared unused function parameters as void.
Change-I
fix(versal2): declare unused parameters as void
This corrects the MISRA violation C2012-2.7: There should be no unused parameters in functions. Declared unused function parameters as void.
Change-Id: Iee222595962273913a570786ff1df5dc3ad328df Signed-off-by: Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com>
show more ...
|
| #
6f05b8d4 |
| 18-Jun-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(versal2): add support for AMD Versal Gen 2 platform" into integration
|
| #
c97857db |
| 05-Jun-2024 |
Amit Nagal <amit.nagal@amd.com> |
feat(versal2): add support for AMD Versal Gen 2 platform
New SoC is a78 based with gicv3 and uart over pl011. Communication interfaces are similar to Versal NET platform. System starts with AMD PLM
feat(versal2): add support for AMD Versal Gen 2 platform
New SoC is a78 based with gicv3 and uart over pl011. Communication interfaces are similar to Versal NET platform. System starts with AMD PLM firmware which loads TF-A(bl31) to memory, which is already configured, and jumps to it. PLM also prepare handoff structure for TF-A with information what components were load and flags which indicate which EL level SW should be started.
Change-Id: I5065b1b7ec4ee58e77dc4096747758480c84009c Signed-off-by: Amit Nagal <amit.nagal@amd.com> Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|