| #
54078850 |
| 14-Jan-2014 |
Dan Handley <dan.handley@arm.com> |
Refer to separate issue tracking repository
Update documentation to refer to separate issue tracking repository, https://github.com/ARM-software/tf-issues/issues.
Change-Id: Ib1cef65b0da420bec58290
Refer to separate issue tracking repository
Update documentation to refer to separate issue tracking repository, https://github.com/ARM-software/tf-issues/issues.
Change-Id: Ib1cef65b0da420bec58290d8743eb069b1226c96
show more ...
|
| #
0af6d64d |
| 20-Dec-2013 |
Harry Liebel <Harry.Liebel@arm.com> |
Do not let GCC use built-in functions
In order to reduce the software dependency on the compiler, the project is now compiled with the '-ffreestanding' flag. This is to prevent GCC from replacing fu
Do not let GCC use built-in functions
In order to reduce the software dependency on the compiler, the project is now compiled with the '-ffreestanding' flag. This is to prevent GCC from replacing functions with more optimised versions. An example is where GCC replaces a simple printf() with a puts().
Change-Id: I1973fe6957cd708e8432a0039af9d50e037bd884
show more ...
|
| #
a960f282 |
| 12-Dec-2013 |
Harry Liebel <Harry.Liebel@arm.com> |
Local C library documentation updates
- Update porting guide to describe where files live and how to get FreeBSD source code. - Update change-log to describe relocation and new functions.
Change-
Local C library documentation updates
- Update porting guide to describe where files live and how to get FreeBSD source code. - Update change-log to describe relocation and new functions.
Change-Id: Id8f30cc7bafdd1064b3a5c5aae958c5aa3fb79f3
show more ...
|
| #
ee12f6f7 |
| 28-Nov-2013 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Remove useless copies of meminfo structures
Platform setup code has to reserve some memory for storing the memory layout information. It is populated in early platform setup code.
blx_get_sec_mem_
Remove useless copies of meminfo structures
Platform setup code has to reserve some memory for storing the memory layout information. It is populated in early platform setup code.
blx_get_sec_mem_layout() functions used to return a copy of this structure. This patch modifies blx_get_sec_mem_layout() functions so that they now directly return a pointer to their memory layout structure. It ensures that the memory layout returned by blx_get_sec_mem_layout() is always up-to-date and also avoids a useless copy of the meminfo structure.
Also rename blx_get_sec_mem_layout() to blx_plat_sec_mem_layout() to make it clear those functions are platform specific.
Change-Id: Ic7a6f9d6b6236b14865ab48a9f5eff545ce56551
show more ...
|
| #
dc98e537 |
| 26-Nov-2013 |
Achin Gupta <achin.gupta@arm.com> |
psci: update docs with status of cpu_suspend api
This patch makes changes to the documents to reflect the current state of play of the psci cpu_suspend function.
Change-Id: I086509fb75111b6e9f93b7f
psci: update docs with status of cpu_suspend api
This patch makes changes to the documents to reflect the current state of play of the psci cpu_suspend function.
Change-Id: I086509fb75111b6e9f93b7f6dbcd33cc4591b9f3
show more ...
|
| #
2d94d4a0 |
| 05-Nov-2013 |
Achin Gupta <achin.gupta@arm.com> |
remove check on non-secure entrypoint parameter
In fvp_affinst_on/suspend, the non-secure entrypoint is always expected to lie in the DRAM. This check will not be valid if non-secure code executes d
remove check on non-secure entrypoint parameter
In fvp_affinst_on/suspend, the non-secure entrypoint is always expected to lie in the DRAM. This check will not be valid if non-secure code executes directly out of flash e.g. a baremetal test. This patch removes this check.
Change-Id: I0436e1138fc394aae8ff1ea59ebe38b46a440b61
show more ...
|
| #
c8afc789 |
| 25-Nov-2013 |
Achin Gupta <achin.gupta@arm.com> |
psci: fix error due to a non zero context id
In the previous psci implementation, the psci_afflvl_power_on_finish() function would run into an error condition if the value of the context id paramete
psci: fix error due to a non zero context id
In the previous psci implementation, the psci_afflvl_power_on_finish() function would run into an error condition if the value of the context id parameter in the cpu_on and cpu_suspend psci calls was != 0. The parameter was being restored as the return value of the affinity level 0 finisher function. A non zero context id would be treated as an error condition. This would prevent successful wake up of the cpu from a power down state. Also, the contents of the general purpose registers were not being cleared upon return to the non-secure world after a cpu power up. This could potentially allow the non-secure world to view secure data.
This patch ensures that all general purpose registers are set to ~0 prior to the final eret that drops the execution to the non-secure world. The context id is used to initialize the general purpose register x0 prior to re-entry into the non-secure world and is no longer restored as a function return value. A platform helper (platform_get_stack()) has been introduced to facilitate this change.
Change-Id: I2454911ffd75705d6aa8609a5d250d9b26fa097c
show more ...
|
| #
994dfceb |
| 26-Oct-2013 |
Achin Gupta <achin.gupta@arm.com> |
psci: fix values of incorrectly defined constants
This patch fixes the following constant values in the psci.h:
1. The affinity level shift value in the power_state parameter of the cpu_suspend
psci: fix values of incorrectly defined constants
This patch fixes the following constant values in the psci.h:
1. The affinity level shift value in the power_state parameter of the cpu_suspend psci call. The previous value was preventing shutdown of the affinity level 1.
2. The values used for affinity state constants (ON, OFF, ON_PENDING). They did not match the values expected to be returned by the affinity_info psci api as mentioned in the spec.
3. The state id shift value in the power_state parameter of the cpu_suspend psci call.
Change-Id: I62ed5eb0e9640b4aa97b93923d6630e6b877a097
show more ...
|
| #
b127cdb8 |
| 12-Nov-2013 |
Achin Gupta <achin.gupta@arm.com> |
clear wakeup enable bit upon resuming from suspend
The FVP specific code that gets called after a cpu has been physically powered on after having been turned off or suspended earlier does not clear
clear wakeup enable bit upon resuming from suspend
The FVP specific code that gets called after a cpu has been physically powered on after having been turned off or suspended earlier does not clear the PWRC.PWKUPR.WEN bit. Not doing so causes problems if: a cpu is suspended, woken from suspend, powered down through a cpu_off call & receives a spurious interrupt. Since the WEN bit is not cleared after the cpu woke up from suspend, the spurious wakeup will power the cpu on. Since the cpu_off call clears the jump address in the mailbox this spurious wakeup will cause the cpu to crash.
This patch fixes this issue by clearing the WEN bit whenever a cpu is powered up.
Change-Id: Ic91f5dffe1ed01d76bc7fc807acf0ecd3e38ce5b
show more ...
|
| #
ab2d31ed |
| 02-Dec-2013 |
Dan Handley <dan.handley@arm.com> |
Enable third party contributions
- Add instructions for contributing to ARM Trusted Firmware.
- Update copyright text in all files to acknowledge contributors.
Change-Id: I9311aac81b00c6c167d2f8c8
Enable third party contributions
- Add instructions for contributing to ARM Trusted Firmware.
- Update copyright text in all files to acknowledge contributors.
Change-Id: I9311aac81b00c6c167d2f8c889aea403b84450e5
show more ...
|
| #
cd29b0a6 |
| 27-Nov-2013 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Update user guide further to linker scripts changes
This patch updates the user guide section about the memory layout. - Explain the verifications that the linker scripts does on the global me
Update user guide further to linker scripts changes
This patch updates the user guide section about the memory layout. - Explain the verifications that the linker scripts does on the global memory layout. - Refer to the new linker symbols. - Describe the linker symbols exported to the trusted firmware code.
Change-Id: I033ab2b867e8b9776deb4185b9986bcb8218f286
show more ...
|
| #
eaaeece2 |
| 01-Nov-2013 |
James Morrissey <james.morrissey@arm.com> |
Generate build products in sub-directories
A single binary can be compiled using a command such as: make CROSS_COMPILE=aarch64-none-elf- bl1
Also make use of brackets consistent in the Makefile.
Generate build products in sub-directories
A single binary can be compiled using a command such as: make CROSS_COMPILE=aarch64-none-elf- bl1
Also make use of brackets consistent in the Makefile.
Change-Id: I2180fdb473411ef7cffe39670a7b2de82def812e
show more ...
|
| #
375ae68e |
| 18-Nov-2013 |
Harry Liebel <Harry.Liebel@arm.com> |
Increase default amount of RAM for Base FVPs in FDTs
- Large RAM-disks may have trouble starting with 2GB of memory. - Increase from 2GB to 4GB in FDT.
Change-Id: I12c1b8e5db41114b88c69c48621cb2124
Increase default amount of RAM for Base FVPs in FDTs
- Large RAM-disks may have trouble starting with 2GB of memory. - Increase from 2GB to 4GB in FDT.
Change-Id: I12c1b8e5db41114b88c69c48621cb21247a6a6a7
show more ...
|
| #
3738274d |
| 18-Nov-2013 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Unmask SError and Debug exceptions.
Any asynchronous exception caused by the firmware should be handled in the firmware itself. For this reason, unmask SError exceptions (and Debug ones as well) on
Unmask SError and Debug exceptions.
Any asynchronous exception caused by the firmware should be handled in the firmware itself. For this reason, unmask SError exceptions (and Debug ones as well) on all boot paths. Also route external abort and SError interrupts to EL3, otherwise they will target EL1.
Change-Id: I9c191d2d0dcfef85f265641c8460dfbb4d112092
show more ...
|
| #
204aa03d |
| 28-Oct-2013 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
fvp: Remove unnecessary initializers
Global and static variables are expected to be initialised to zero by default. This is specified by the C99 standard. This patch removes some unnecessary initia
fvp: Remove unnecessary initializers
Global and static variables are expected to be initialised to zero by default. This is specified by the C99 standard. This patch removes some unnecessary initialisations of such variables.
It fixes a compilation warning at the same time: plat/fvp/bl31_plat_setup.c:82:3: warning: missing braces around initializer [-Wmissing-braces] section("tzfw_coherent_mem"))) = {0}; ^ plat/fvp/bl31_plat_setup.c:82:3: warning: (near initialization for ‘ns_entry_info[0]’) [-Wmissing-braces]
Note that GCC should not have emitted this warning message in the first place. The C Standard permits braces to be elided around subaggregate initializers. See this GCC bug report: http://gcc.gnu.org/bugzilla/show_bug.cgi?id=53119
Change-Id: I13cb0c344feb9803bca8819f976377741fa6bc35
show more ...
|
| #
ba3155bb |
| 29-Oct-2013 |
James Morrissey <james.morrissey@arm.com> |
Fix documentation issues in v0.2 release
Change-Id: I4e2a9daa97e3be3d2f53894f2ec7947ba6bb3a16
|
| #
cff4e296 |
| 05-Nov-2013 |
Harry Liebel <Harry.Liebel@arm.com> |
Add Foundation FVP documentation
Change-Id: I5e47ba96e128d3a793517441f5a6c9f2ccbdfc66
|
| #
4f6ad66a |
| 25-Oct-2013 |
Achin Gupta <achin.gupta@arm.com> |
ARMv8 Trusted Firmware release v0.2
|