| 5e5a1011 | 08-Dec-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Fix memory leak in tee_svc_cryp_derive_key()
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (QEMU virt) Reviewed-by: Jens Wik
Fix memory leak in tee_svc_cryp_derive_key()
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (QEMU virt) Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 72bc244a | 03-Dec-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Update documentation/build_system.md
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@lin
Update documentation/build_system.md
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| e5dc28cc | 28-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
Keep binary compatilities TEECore <--> TA
In case the core is compiled with CFG_TEE_TA_LOG_LEVEL=0 then TA cannot be compiled with CFG_TEE_TA_LOG_LEVEL!=0 because of the trace function.
This pa
Keep binary compatilities TEECore <--> TA
In case the core is compiled with CFG_TEE_TA_LOG_LEVEL=0 then TA cannot be compiled with CFG_TEE_TA_LOG_LEVEL!=0 because of the trace function.
This patch implements stub trace functions in case of unsufficient trace level. It also check - TRACE_LEVEL < 0 instead of TRACE_LEVEL == 0 - TRACE_LEVEL >= 0 instead of TRACE_LEVEL != 0 to take into account negative trae levels
Change-Id: I7b4d2d576c50e103d9cf6f5b22f9f99a1ab96d6a Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 44202a48 | 26-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
Add MSG() macro for traces
MSG() and MSG_RAW() macros are added. They are the same as xMSG() and xMSG_RAW() existing macros, but are not subject to dynamic trace level
Note that when the core trace
Add MSG() macro for traces
MSG() and MSG_RAW() macros are added. They are the same as xMSG() and xMSG_RAW() existing macros, but are not subject to dynamic trace level
Note that when the core trace level is 0, these macros are void.
This patch also fixes an issue with "printf" level.
Change-Id: Ibff6058d7e35d728a46878b345b6e0833c18aec1 Reviewed-on: https://gerrit.st.com/18102 Reviewed-by: Emmanuel MICHEL <emmanuel.michel@st.com> Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| eae8921d | 01-Dec-2014 |
Pascal Brand <pascal.brand@st.com> |
Travis: ignore GERRIT_CHANGE_ID
Change-Id: I68bcb455a02982a692fd94db008874097219d157 Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Rev
Travis: ignore GERRIT_CHANGE_ID
Change-Id: I68bcb455a02982a692fd94db008874097219d157 Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 400574b2 | 28-Nov-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Documentation for cryptographic abstract layer
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Jens Wiklander <jens.wik
Documentation for cryptographic abstract layer
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org>
show more ...
|
| dfe3908f | 24-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
Fix compile errors for core_self_tests.c
* Fixes compile errors when compiling core_self_tests.c with debug prints * Reduces allocation and alignment sizes in memalign() tests to work with a sma
Fix compile errors for core_self_tests.c
* Fixes compile errors when compiling core_self_tests.c with debug prints * Reduces allocation and alignment sizes in memalign() tests to work with a smaller heap. * Checks that returned buffers has required alignment
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt and FVP) Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| c41c39c6 | 20-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
bugfix cache_maintenance_l1() range selection
Bugfix for cache_maintenance_l1() which did the cache operation also on the word following the specified area.
Signed-off-by: Jens Wiklander <jens.wikl
bugfix cache_maintenance_l1() range selection
Bugfix for cache_maintenance_l1() which did the cache operation also on the word following the specified area.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| ee305d9a | 11-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32.h: make all asm statements volatile
The compiler can sometimes discard asm statements as an optimization, adding volatile prevents that.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.o
arm32.h: make all asm statements volatile
The compiler can sometimes discard asm statements as an optimization, adding volatile prevents that.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 8bd13f6e | 08-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
thread: fix reported lr from undef-abort
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> |
| 8353e240 | 26-Nov-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Travis: use default arm-linux-gnueabihf- compiler
The download of the Linaro compiler as well as the installation of its dependencies (including some 32-bit libraries) is replaced by the installatio
Travis: use default arm-linux-gnueabihf- compiler
The download of the Linaro compiler as well as the installation of its dependencies (including some 32-bit libraries) is replaced by the installation of the default gcc-arm-linux-gnueabihf package.
This speed up the build time by about a minute.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org>
show more ...
|
| a7ec939b | 03-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
Clean syscall handling
* Implements a svc handler suitable to supply as a handler for thread_svc_handler. * Removes hardcoded call to tee_svc_sycall in thread_svc_handler. * Removes duplicated c
Clean syscall handling
* Implements a svc handler suitable to supply as a handler for thread_svc_handler. * Removes hardcoded call to tee_svc_sycall in thread_svc_handler. * Removes duplicated code for unwinding of stack after tee_svc_enter_user_mode() replacing it with a single tee_svc_unwind_enter_user_mode()
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt and FVP) Reviewed-by: Etienne Carriere <etienne.carriere@st.com> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| 3da2f673 | 26-Nov-2014 |
Cedric Chaumont <cedric.chaumont@st.com> |
Align compilation flag optee_os/optee_test(teetest)
Add plat-stm: use -mfloat-abi=soft to fix VFP register register arguments error during testsuite linking. It defines GCC to generate output contai
Align compilation flag optee_os/optee_test(teetest)
Add plat-stm: use -mfloat-abi=soft to fix VFP register register arguments error during testsuite linking. It defines GCC to generate output containing library calls for floating-point operations. optee_test(teetest) is statically linked with new client/linux driver so far.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform) Signed-off-by: Cedric Chaumont <cedric.chaumont@st.com>
show more ...
|
| 69fcb514 | 26-Nov-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Update documentation/build_system.md
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linar
Update documentation/build_system.md
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| d1d226a5 | 07-Nov-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
Select cryptographic algorithms at compile time
Allows to disable some cryptographic algorithms by setting make variables at build time (either from the environment, the command line or by editing c
Select cryptographic algorithms at compile time
Allows to disable some cryptographic algorithms by setting make variables at build time (either from the environment, the command line or by editing core/lib/libtomcrypt/sub.mk).
For example: $ make ... CFG_CRYPTO=n $ make ... CFG_CRYPTO_DES=n
This can reduce the size of the TEE binary as well as its memory footprint:
$ make -j9 PLATFORM=vexpress-qemu_virt DEBUG= all mem_usage $ grep RAM out/arm32-plat-vexpress/core/tee.mem_usage RAM Usage 7DF00000 - 7DF39280 size 00039280 229 KiB 58 pages $ du -h out/arm32-plat-vexpress/core/tee.bin 164K out/arm32-plat-vexpress/core/tee.bin
$ make -j9 PLATFORM=vexpress-qemu_virt DEBUG= CFG_CRYPTO=n all mem_usage $ grep RAM out/arm32-plat-vexpress/core/tee.mem_usage RAM Usage 7DF00000 - 7DF1D280 size 0001D280 117 KiB 30 pages $ du -h out/arm32-plat-vexpress/core/tee.bin 104K out/arm32-plat-vexpress/core/tee.bin
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (QEMU virt, FVP) Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| 0a7f95b9 | 14-Nov-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
mk/checkconf.mk: add utility functions to test configuration variables
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> |
| d8e06e12 | 24-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
MAC operations now supports NULL arguments
MAC algorithms support NULL arguments and zero length strings.
Note that the fix consists in a change of API in the internal crypto interface. This change
MAC operations now supports NULL arguments
MAC algorithms support NULL arguments and zero length strings.
Note that the fix consists in a change of API in the internal crypto interface. This change make hash_ops and mac_ops look the same in terms of update and final step
Signed-off-by: Pascal Brand <pascal.brand@st.com> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform) Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| dd9cb74e | 13-Nov-2014 |
etienne carriere <etienne.carriere@st.com> |
plat-stm: clean tz init and l2 init/enable
Useless config of read-only reg SCU_CONFIG.
L2 FLZW feature: must be set in core after L2 is configured and enable. TZ inits default not set core FLZ. L2
plat-stm: clean tz init and l2 init/enable
Useless config of read-only reg SCU_CONFIG.
L2 FLZW feature: must be set in core after L2 is configured and enable. TZ inits default not set core FLZ. L2 enable sets core FLZ.
Rename PL310_WAY_SIZE into PL310_LINE_SIZE.
Reviewed-on: https://gerrit.st.com/17060 Reviewed-by: Etienne CARRIERE <etienne.carriere@st.com> Tested-by: Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by: Pascal BRAND <pascal.brand@st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform) Signed-off-by: Pascal Brand <pascal.brand@st.com>
show more ...
|
| fe3647cb | 13-Nov-2014 |
etienne carriere <etienne.carriere@st.com> |
plat-stm: set L2 prefetch offset to 7
Reviewed-on: https://gerrit.st.com/17052 Reviewed-by: Etienne CARRIERE <etienne.carriere@st.com> Tested-by: Etienne CARRIERE <etienne.carriere@st.com> Reviewed-
plat-stm: set L2 prefetch offset to 7
Reviewed-on: https://gerrit.st.com/17052 Reviewed-by: Etienne CARRIERE <etienne.carriere@st.com> Tested-by: Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by: Pascal BRAND <pascal.brand@st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Pascal Brand <pascal.brand@st.com>
show more ...
|
| 2d7f1812 | 12-Nov-2014 |
etienne carriere <etienne.carriere@st.com> |
plat-stm: fix TA L1 table handling
bugz: https://bugzilla.bri.st.com/show_bug.cgi?id=6613
There is only 1 mmu table effectively used to map TAs: one 1 at mapped at a given time.
SEC_TA_MMU_TTB_FLD
plat-stm: fix TA L1 table handling
bugz: https://bugzilla.bri.st.com/show_bug.cgi?id=6613
There is only 1 mmu table effectively used to map TAs: one 1 at mapped at a given time.
SEC_TA_MMU_TTB_FLD must be aligned, with an alignment constraint defined from number of 1MB section entries in the user mapping.
SEC_TA_MMU_TTB_FLD could be allocated at run time.
Cleanup linker file: remove useless CTX_MEM and optimize a bit stacks and mmu tables location.
Reviewed-on: https://gerrit.st.com/17038 Tested-by: Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by: Pascal BRAND <pascal.brand@st.com> Reviewed-by: Etienne CARRIERE <etienne.carriere@st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Pascal Brand <pascal.brand@st.com>
show more ...
|
| 3df2502b | 20-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
plat-stm: L2CC_MUTEX implementation
Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> |
| b5c0cdcb | 17-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
travis: Add CFG_TEE_FW_DEBUG=1 to qemu_virt
Adds CFG_TEE_FW_DEBUG=1 compilation for PLATFORM=vexpress-qemu_virt
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> |
| 074ba9b2 | 09-Oct-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
Move bget to libutils replacing dlmalloc
* Moves bget to libutils replacing dlmalloc as kernel memory allocator * Restores the code formatting of bget.{c,h} to the original state as parts of the c
Move bget to libutils replacing dlmalloc
* Moves bget to libutils replacing dlmalloc as kernel memory allocator * Restores the code formatting of bget.{c,h} to the original state as parts of the current code was unreadable * Adds malloc_add_pool() to make use of previously unused memory * Moves call to malloc_init() into platform specific code * Restores MDBG into working condition * Adds memalign function to bget.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt platform) Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (FVP) Reviewed-by: Etienne Carriere <etienne.carriere@st.com> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| 50814cf6 | 18-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
Make function tee_cryp_init() generic
Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> |
| e0042c88 | 17-Nov-2014 |
Pascal Brand <pascal.brand@st.com> |
Fixes in trace refactoring
- Deprecates ATAMSG - trace_ext.c is arm32 specific - tee_kta_trace.h and trace_ta.h are generic - Default level is now 1 (was 2)
Signed-off-by: Pascal Brand <pascal.bran
Fixes in trace refactoring
- Deprecates ATAMSG - trace_ext.c is arm32 specific - tee_kta_trace.h and trace_ta.h are generic - Default level is now 1 (was 2)
Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|