| e3850c5e | 04-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
New stable commits for the setup cripts
Sets new stable commits for the FVP and QEMU setup scripts
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@
New stable commits for the setup cripts
Sets new stable commits for the FVP and QEMU setup scripts
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| b2e89f43 | 15-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
travis: Add CFG_WITH_PAGER=1 to qemu_virt
Adds CFG_WITH_PAGER=1 compilation for PLATFORM=vexpress-qemu_virt
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pasc
travis: Add CFG_WITH_PAGER=1 to qemu_virt
Adds CFG_WITH_PAGER=1 compilation for PLATFORM=vexpress-qemu_virt
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 7de955b3 | 04-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: paging of TEE Core optionally enabled
plat-vexpress-*: * Optionally enable paging with CFG_WITH_PAGER=y * Uses fake SRAM when paging is enabled * Supports partitioning OP-TEE binary in unpage
arm32: paging of TEE Core optionally enabled
plat-vexpress-*: * Optionally enable paging with CFG_WITH_PAGER=y * Uses fake SRAM when paging is enabled * Supports partitioning OP-TEE binary in unpaged, init and pagable areas
plat-stm: * Displays an error message if compiled with CFG_WITH_PAGER=y
arm32: * Replaces legacy paging support with new paging support * Removes unused tee_pager_unpg.c
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU, FVP, Juno) Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform - Check the code without the pager is not broken).
show more ...
|
| 8f7de3fc | 04-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: linking supports pagable tee.bin
* Adds scripts to create a pagable tee.bin * Updates link script and link.mk to support pagable tee.bin * Binary format of tee.bin is changed from a r
plat-vexpress: linking supports pagable tee.bin
* Adds scripts to create a pagable tee.bin * Updates link script and link.mk to support pagable tee.bin * Binary format of tee.bin is changed from a raw format to a header followed by the binary data as described by the header. This requires updates in ARM-TF OP-TEE Dispatcher and QEMU virt bios.
fvp: * Changes OP-TEE load address to start of TZDRAM_BASE
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 467cf45c | 04-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: Clean D-cache on reset_primary exit
Cleans and invalidates D-cache when primary CPU has initialized and is ready to exit to normal world.
Signed-off-by: Jens Wiklander <jens.wiklande
plat-vexpress: Clean D-cache on reset_primary exit
Cleans and invalidates D-cache when primary CPU has initialized and is ready to exit to normal world.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| d6d47ed9 | 04-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: clear junk in UL1 table
Clears junk in UL1 translation table when setting mapping for a TA in tee_mmu_set_ctx().
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal
arm32: clear junk in UL1 table
Clears junk in UL1 translation table when setting mapping for a TA in tee_mmu_set_ctx().
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform) Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt)
show more ...
|
| 6d6ea54c | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
separate .rodata sections
Puts each .rodata in a file specific .rodata section
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> |
| 5f1d1af5 | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
provide hash_sha256_check()
Adds hash_sha256_check() to the tee_crypt_provider interface to be used by pager and early initialization code where the complete crypto library might not be available.
provide hash_sha256_check()
Adds hash_sha256_check() to the tee_crypt_provider interface to be used by pager and early initialization code where the complete crypto library might not be available.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| a446d608 | 12-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-stm: separate sections
Puts functions and data into separate sections
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: P
plat-stm: separate sections
Puts functions and data into separate sections
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| 6a8df3c8 | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: separate sections
Puts functions and data into separate sections
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU
plat-vexpress: separate sections
Puts functions and data into separate sections
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt and FVP) Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 820f30db | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: assembly routines in separate sections
Moves some assembly routines into separate sections. This helps the garbage collecting with the linker when separating what's must be unpaged from the r
arm32: assembly routines in separate sections
Moves some assembly routines into separate sections. This helps the garbage collecting with the linker when separating what's must be unpaged from the rest of the code. The garbage collector in the linker works on dependencies between sections.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| f69755b7 | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
tee_mm: remove legacy TEE_MM_POOL_PAGED define
Removes the legacy TEE_MM_POOL_PAGED define and unsused code associated with it.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by
tee_mm: remove legacy TEE_MM_POOL_PAGED define
Removes the legacy TEE_MM_POOL_PAGED define and unsused code associated with it.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| a14bf579 | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: reorganize boot for paging
Reorganizes the boot functions to keep primary and secondary boot path more separated as a preparation for the pager.
Signed-off-by: Jens Wiklander <jens.w
plat-vexpress: reorganize boot for paging
Reorganizes the boot functions to keep primary and secondary boot path more separated as a preparation for the pager.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| e3bbec52 | 02-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: move call to teecore_init_ta_ram()
Moves call to teecore_init_ta_ram() from init_teecore() to be called directly from platform initialization routines. It's needed later when the pager alloc
arm32: move call to teecore_init_ta_ram()
Moves call to teecore_init_ta_ram() from init_teecore() to be called directly from platform initialization routines. It's needed later when the pager allocates secure DDR to store that backing pages. We don't want to call init_teecore() until the pager is fully initialized because init_teecore() pulls in many dependencies.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 76d54799 | 01-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: clean memory configuration
* Cleans the memory configuration for plat-vexpress to make it easier to add fake and real SRAM. * Uses common functions to check if a buffer intersects o
plat-vexpress: clean memory configuration
* Cleans the memory configuration for plat-vexpress to make it easier to add fake and real SRAM. * Uses common functions to check if a buffer intersects or is inside a memory area * Increases number of cores from 4 to 8 for FVP flavor to support Base model better.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| c0dbcfde | 01-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: make all TLB invalidations inner sharable
* Makes all TLB invalidations inner sharable * Removes deprecated TLB invalidations
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Review
arm32: make all TLB invalidations inner sharable
* Makes all TLB invalidations inner sharable * Removes deprecated TLB invalidations
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| c5f6df15 | 01-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: split and enhance core_init_mmu()
* Splits core_init_mmu() into two functions, core_init_mmu_tables() called by primary CPU to create the translation tables and core_init_mmu_regs() calle
arm32: split and enhance core_init_mmu()
* Splits core_init_mmu() into two functions, core_init_mmu_tables() called by primary CPU to create the translation tables and core_init_mmu_regs() called by each CPU to initialize MMU register settings. * Adds option to map certain areas in a level 2 translation table instead of only level 1 mapping. Allocation of the level 2 translation tables is implemented in platform specific code, a weak function is provided in case the platform doesn't implement/need the function. * Adds L2 translation table for STM and Vexpress.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform) Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU virt platform)
show more ...
|
| 1268781a | 01-Dec-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
arm32: add thread_init_per_cpu()
Adds a thread_init_per_cpu() function that should be called instead of thread_init_handlers() by the secondary CPUs. The primary CPU should first call thread_init_ha
arm32: add thread_init_per_cpu()
Adds a thread_init_per_cpu() function that should be called instead of thread_init_handlers() by the secondary CPUs. The primary CPU should first call thread_init_handlers() and then thread_init_per_cpu().
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 350e12e3 | 13-Nov-2014 |
Jens Wiklander <jens.wiklander@linaro.org> |
merge tee_pager*.c and tee_pager*.h files
* Merges tee_pager_unpg.c and tee_pager.c into tee_pager.c * Merges tee_pager_unpg.h and tee_pager.h into tee_pager.h * Removes some legacy dummy macros * R
merge tee_pager*.c and tee_pager*.h files
* Merges tee_pager_unpg.c and tee_pager.c into tee_pager.c * Merges tee_pager_unpg.h and tee_pager.h into tee_pager.h * Removes some legacy dummy macros * Replaces some while(1) with panic()
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 58df51c3 | 10-Dec-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
TEE_DeriveKey(): remove redundant parameter check
paramCount and params are checked by the system service tee_svc_cryp_derive_key() so they do not need to be checked in libutee.
Signed-off-by: Jero
TEE_DeriveKey(): remove redundant parameter check
paramCount and params are checked by the system service tee_svc_cryp_derive_key() so they do not need to be checked in libutee.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 508697b2 | 10-Dec-2014 |
Jerome Forissier <jerome.forissier@linaro.org> |
libtomcrypt: the len parameter of hash.final() is the max size
To be consistent with the behavior of crypto_ops.mac.final(), do not fail if the length passed to crypto_ops.hash.final() is larger tha
libtomcrypt: the len parameter of hash.final() is the max size
To be consistent with the behavior of crypto_ops.mac.final(), do not fail if the length passed to crypto_ops.hash.final() is larger than the hash size.
Also, use TEE_MAX_HASH_SIZE instead of defining another macro (MAX_DIGEST).
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 5580c17c | 03-Dec-2014 |
Etienne Carriere <etienne.carriere@st.com> |
core/arm32: add traces in case of user TA abort
TA manager and TA mmu layer have specific trace handlers for TA aborts: - dumping TA info. - dumping TA mapping info.
Generic helper uuid2str().
Sig
core/arm32: add traces in case of user TA abort
TA manager and TA mmu layer have specific trace handlers for TA aborts: - dumping TA info. - dumping TA mapping info.
Generic helper uuid2str().
Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM platform)
show more ...
|
| d60c6803 | 03-Dec-2014 |
Pascal Brand <pascal.brand@st.com> |
Cosmetics fixes
Signed-off-by: Pascal Brand <pascal.brand@st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> |
| 0d6aaf22 | 24-Nov-2014 |
Joakim Bech <joakim.bech@linaro.org> |
Docs: Add platform specific details
Update README.md with information that tells how to build for the different software and hardware combinations.
Signed-off-by: Joakim Bech <joakim.bech@linaro.or
Docs: Add platform specific details
Update README.md with information that tells how to build for the different software and hardware combinations.
Signed-off-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 59ffd236 | 09-Dec-2014 |
Joakim Bech <joakim.bech@linaro.org> |
Update CFG_TEE_CORE_LOG_LEVEL flag in FVP
Fixes OP-TEE/optee_os#148
Signed-off-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Jens Wikland
Update CFG_TEE_CORE_LOG_LEVEL flag in FVP
Fixes OP-TEE/optee_os#148
Signed-off-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|